An on-chip-trainable Gaussian-kernel analog support vector machine

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 7, 2010, Pages 1513-1524

  Kang, Kyunghee ^a   Shibata, Tadashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

Analog VLSI; Gaussian circuit; hardware friendly algorithm; machine learning; on chip learning; subthreshold circuit; support vector machine

Indexed keywords

GAUSSIAN DISTRIBUTION; LEARNING ALGORITHMS; LEARNING SYSTEMS; VECTORS;

ANALOG VLSI; GAUSSIAN CIRCUITS; HARDWARE-FRIENDLY ALGORITHMS; ON-CHIP LEARNING; SUB-THRESHOLD CIRCUITS;

SUPPORT VECTOR MACHINES;

EID: 77954862491     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2034234     Document Type: Article

References (25)

1. V. Vapnik, The Nature of Statistical Learning Theory. New York: Springer-Verlag, 1995.
2. B. Schoelkopf, K. Sung, C. Burges, F. Girosi, P. Niyogi, T. Poggio, and V.Vapnik, "Comparing support vector machines with Gaussian kernels to radial basis functions classifiers," IEEE Trans. Signal Process., vol.45, no.11, pp. 2758-2765, Nov. 1997.
3. R. Genov and G. Cauwenberghs, "Kerneltron: Support vector machine in silicon," IEEE Trans. Neural Netw., vol.14, no.5, pp. 1426-1434, May 2003.
4. S. Chakrabartty and G. Cauwenberghs, "Sub-microwatt analog VLSI trainable pattern classifier," IEEE J. Solid-State Circuits, vol.42, no.5, pp. 1169-1179, May 2007.
5. S.-Y. Peng, B. A. Minch, and P. E. Hasler, "Analog VLSI implementation of support vector machine learning and classification," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Seattle, WA, May 2008, pp. 860-863.
6. D. Anguita and A. Boni, "Improved neural network for SVM learning," IEEE Trans. Neural Netw., vol.13, no.5, pp. 1243-1244, May 2002.
7. D. Anguita, S. Ridella, and S. Rovetta, "Circuital implementation of support vector machines," Electron. Lett., vol.34, no.26, pp. 1596-1597, 1998.
8. Y. -. Xia and J. Wang, "A one-layer recurrent neural network for support vector machine learning," IEEE Trans. Syst., Man, Cybern. B, Cybern., vol.34, no.2, pp. 1261-1269, Apr. 2004.
9. R. Perfetti and E. Ricci, "Analog neural network for support vector machine learning," IEEE Trans. Neural Netw., vol.17, no.4, pp. 1085-1091, Jul. 2006.
10. W.-H. Chen and W. X. Zheng, "On global asymptotic stability of Cohen-Grossberg neural networks with variable delays," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.10, pp. 3145-3159, Oct. 2008.
11. B. Zhang, S. Xu, G. Zong, and Y. Zou, "Delay-dependent exponential stability for uncertain stochastic hopfield neural networks with timevaring delays," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.6, pp. 1241-1247, Jun. 2009.
12. R. Genov, S. Chakrabartty, and G. Cauwenberghs, "Silicon support vector machine with on-line learning," Int. J. Pattern Recog. Artif. Intell., vol.17, no.3, pp. 385-404, 2003.
13. N. Cristianini and J. Shawe-Taylor, Introduction to Support Vector Machines. Cambridge, U.K.: Cambridge University Press, 2000.
14. D. Anguita, A. Boni, and S. Ridella, "Learning algorithm for nonlinear support vector machines suited for digital VLSI," Electron. Lett., vol.35, no.16, 1999.
15. D. Anguita, A. Boni, and S. Ridella, "A digital architecture for support vector machines: Theory, algorithm, and FPGA implementation," IEEE Trans. Neural Netw., vol.14, no.5, pp. 993-1009, May 2003.
16. K. Kang and T. Shibata, "An on-chip-trainable analog Gaussian support vector machine," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Taipei, May 2009, pp. 2661-2664.
17. M. Ogawa and T. Shibata, "NMOS-based Gaussian-element-matching analog associative memory," in Proc. 27th Eur. Solid-State Circuits Conf. (ESSCIRC), (Frontier Group), Villach, Austria, Sep. 2001, pp. 272-275.
18. T. Yamasaki and T. Shibata, "Analog soft-pattern-matching classifier using floating-gate MOS technology," IEEE Trans. Neural Netw., vol.14, no.5, pp. 1257-1265, May 2003.
19. T. T. Bui and T. Shibata, "Compact bell-shaped analog matching-cell module for digital-memory-based associative processors," Japan. J. Appl. Phys., vol.47, no.4, pp. 2788-2796, 2008.
20. L. Theogarajan and L. A. Akers, "A scalable low voltage analog Gaussian radial basis circuit," IEEE Trans. Circuits Systems II, Analog Digit. Signal Process., vol.44, no.11, pp. 977-979, Nov. 1997.
21. S.-Y. Peng, P. E. Hasler, and D. V. Anderson, "An analog programmable multidimensional radian basis function based classifier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.10, pp. 2148-2158, Oct. 2007.
22. T. Delbrück, "Bump circuits for computing similarity and dissimilarity of analog voltage," presented at the Int. Neural Soc., Seattle,WA, 1991.
23. B. Gilbert, "A precise four-quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, vol.SC-3, no.4, pp. 365-373, Dec. 1968.
24. S. S.Watkins, P. M. Chau, and R. Tawel, "A radial basis function neurocomputer implemented with analog VLSI circuits," in Proc. IEEE Int. Joint Conf. Neural Netw., 1992, vol.2, pp. 607-612.
25. R. E. Suarez, P. R. Gray, and D. A. Hodges, "All-MOS charge redistribution analog-to-digital conversion techniques-Part II," IEEE J. Solid-State Circuits, vol.SC-10, no.6, pp. 379-385, Dec. 1985.