Parallel variable-length encoding on GPGPUs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6043 LNCS, Issue , 2010, Pages 26-35

  Balevic, Ana ^a  

^a UNIVERSITY OF STUTTGART   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ATOMIC OPERATION; BUILDING BLOCKES; CODE-WORDS; CODEWORD; DATA PARALLEL ALGORITHMS; DATA STREAM; EFFICIENT IMPLEMENTATION; GENERAL PURPOSE; GRAPHICS PROCESSING UNIT; IMAGE TRANSFORMS; INPUT DATAS; MEMORY LOCATIONS; MULTIMEDIA COMPRESSION; SERIAL PROCESS; VARIABLE LENGTH; VARIABLE NUMBER;

ENCODING (SYMBOLS); MOTION ESTIMATION; PARALLEL ALGORITHMS; PARALLEL ARCHITECTURES; WAVELET TRANSFORMS;

PROGRAM PROCESSORS;

EID: 77954617984     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-14122-5_6     Document Type: Conference Paper

References (11)

1. Huffman, D.: A method for the construction of Minimum-Redundancy codes. Proceedings of the IRE 40(9), 1098-1101 (1952)
2. Allusse, Y., Horain, P., Agarwal, A., Saipriyadarshan, C.: GpuCV: an opensource GPU-accelerated framework forimage processing and computer vision. In: 2006 IEEE International Conference on Multimedia and Expo. (2008)
3. Chen, W., Hang, H.: H. 264/AVC motion estimation implmentation on Compute Unified Device Architecture (CUDA). In: 2008 IEEE International Conference on Multimedia and Expo., pp. 697-700 (2008)
4. Fung, J., Mann, S.: Using graphics devices in reverse: GPU-based image processing and computer vision. In: 2008 IEEE International Conference on Multimedia and Expo., pp. 9-12 (2008)
5. Blelloch, G.E.: Prefix sums and their applications. Synthesis of Parallel Algorithms, 35-60 (1990)
6. Roger, D., Assarsson, U., Holzschuch, N.: Efficient stream reduction on the gpu. In: Kaeli, D., Leeser, M. (eds.) Workshop on General Purpose Processing on Graphics Processing Units (October 2007)
7. Castaño, I.: High quality dxt compression using cuda. Technical report, NVIDIA (last access, May 2008)
8. Lindholm, E., Nickolls, J., Oberman, S., Montrym, J.: NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro 28(2), 39-55 (2008)
9. NVIDIA Corporation Technical Staff: Nvidia cuda -programming guide 2.0. Technical report, NVIDIA (last access, May 2009)
10. Atallah, M., Kosaraju, S., Larmore, L., Miller, G., Teng, S.: Constructing trees in parallel. In: Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, pp. 421-431. ACM, New York (1989)
11. Harris, M., Sengupta, S., Owens, J.D.: Parallel prefix sum (scan) with cuda. GPU Gems 3 (2007)