Assessing cache false sharing effects by dynamic binary instrumentation

ACM International Conference Proceeding Series

Volumn , Issue , 2009, Pages 26-33

  Günther, Stephan M ^a   Weidendorfer, Josef ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

dynamic binary instrumentation; false sharing; processor caches

Indexed keywords

ACCESS FREQUENCY; CLOSE PROXIMITY; CODE SECTIONS; DATA EXCHANGE; DYNAMIC BINARY INSTRUMENTATION; FALSE SHARING; MEASUREMENT TOOLS; PERFORMANCE OBSTACLES; PRIVATE DATA; PROCESSOR CACHE; PROCESSOR CORES; REAL-WORLD APPLICATION;

DATA STRUCTURES; INSTRUMENTS; NANOTECHNOLOGY;

BINARY SEQUENCES;

EID: 77954528666     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1791194.1791198     Document Type: Conference Paper

References (12)

1. D. Badouel, T. Priol, and L. Renambot. SVMview: A performance tuning tool for DSM-based parallel computers. In Proceedings of Euro-Par'96, volume 1123 of LNCS, pages 98-105. Springer, 1996.
2. W. J. Bolosky and M. L. Scott. False sharing and its effect on shared memory performance. In Sedms'93: USENIX Systems on USENIX Experiences with Distributed and Multiprocessor Systems, pages 57-71, Berkeley, CA, USA, 1993. USENIX Association.
3. D. Cortesi, J. Fier, J. Wilson, and J. Boney. Origin2000 and Onyx2 Performance Tuning and Optimization Guide. Silicon Graphics, Inc, 1998.
4. V. Freeh. Dynamically Controlling False Sharing in Distributed Shared Memory. In Proceedings of the 5th IEEE International Symposium on High Performance Distributed Computing, pages 403-411. IEEE Computer Society, 1996.
5. Intel Corporation. Intel Performance Tuning Utility 3.2, User Guide, chapter 7.4.6.5, 2008.
6. T. Jeremiassen and S. Eggers. Reducing false sharing on shared memory multiprocessors through compile time data transformations. ACM SIGPLAN Notices, 30(8):179-188, 1995.
7. T. Küstner, J. Weidendorfer, J. Schirmer, T. Klug, C. Trinitis, and S. Ziegler. Parallel MLEM on multicore architectures. In 9th International Conference on Computational Science, ICCS'09, volume 5544. Springer, 2009.
8. N. Nethercote and J. Seward. Valgrind: a framework for heavyweight dynamic binary instrumentation. SIGPLAN Not., 42(6):89-100, 2007.
9. L. Shepp and Y. Vardi. Maximum likelihood reconstruction for emission tomography, 1982.
10. J. Tao and W. Karl. CacheIn: A Toolset for Comprehensive Cache Inspection. In Proceedings of ICCS 2005, volume 3515 of LNCS, pages 174-181. Springer, 2005.
11. J. Weidendorfer, M. Kowarschik, and C. Trinitis. A tool suite for simulation based analysis of memory access behavior. In ICCS 2004: 4th International Conference on Computational Science, volume 3038 of LNCS, pages 440-447. Springer, 2004.
12. J. Weidendorfer, M. Ott, T. Klug, and C. Trinitis. Latencies of conflicting writes on contemporary multicore architectures. In 9th International Conference, PaCT 2007, volume 4671 of LNCS, pages 318-327. Springer, 2007.