Model checking PLC software written in function block diagram

ICST 2010 - 3rd International Conference on Software Testing, Verification and Validation

Volumn , Issue , 2010, Pages 439-448

  Pavlovíc, Olivera ^a   Ehrich, Hans Dieter ^b  

^a SIEMENS AG   (Germany)

^b TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

FBD; Formal verification; IEC 61131 3; Model checking; PLC

Indexed keywords

COMPLEX TASK; FORMAL VERIFICATION; FORMAL VERIFICATIONS; FUNCTION BLOCK DIAGRAM; IEC61131-3; INTERLOCKING SYSTEMS; MODEL CHECKER; REALISTIC APPLICATIONS; SAFETY-CRITICAL; STATE SPACE; TEST CASE;

COMPUTER SOFTWARE SELECTION AND EVALUATION; CONTROLLERS; PROGRAMMABLE LOGIC CONTROLLERS; SOFTWARE TESTING;

MODEL CHECKING;

EID: 77954509282     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICST.2010.10     Document Type: Conference Paper

References (17)

1. W. Giessler, SIMATIC S7 SPS-Einsatzprojektierung und - programmierung. VDE Verlag GMBH, 2005.
2. International Electrotechnical Commission, International Standard 61131-3, Programmable controllers - Part 3: Programming languages, 2003.
3. A. Mader and H. Wupper, "Timed automaton models for simple programmable logic controllers" in Proc. of 11th Euromicro Conference on Real Time Systems, 1999, pp. 114-122.
4. M. Heiner and T. Menzel, "A Petri net semantics for the PLC language Instruction List" in Proc. of the International Workshop on Discrete Event Systems (WoDES), 1998, pp. 161-166.
5. G. Canet, S. Couffin, J. J. Lesage, and A. Petit, "Towards the automatic verification of PLC programs written in Instruction List" in IEEE International Conference on Systems, Man and Cybernetics, 2000, pp. 2449-2454.
6. O. Pavlovic, R. Pinger, M. Kollmann, and H. Ehrich, "Principles of formal verification of interlocking software" in Proc. of the 6th Symposium on Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT 2007), E. Schnieder and G. Tarnai, Eds. GZVB, 2007.
7. O. Pavlovic, R. Pinger, and M. Kollmann, "Automation of formal verification of PLC programs written in IL" in Proc. of 4th International Verification Workshop in connection with CADE-21, B. Beckert, Ed. CEUR-WS.org, 2007.
8. -, "FBD-based PLC verification demonstrated on interlocking software" in International Conference: ERTS EMBEDDED REAL TIME SOFTWARE 2008, S. 01/02/2008, Ed.
9. M. J. Song, S. R. Koo, and P.-H. Seong, "Verification method for the FBD-style design specification using SDT and SMV" in IASTED Conf. on Software Engineering, 2004, pp. 206-211.
10. K. Y. Koh, E. K. Jee, S. J. Jeon, P. H. Seong, and S. D. Cha, "A formal verification method of Function Block Diagrams with tool supporting: Practical experiences" in Annals of DAAAM for 2008 & Proceedings of the 19th International DAAAM Symposium, 2008.
11. Working with STEP 7 V5.3, SIEMENS, 2004.
12. Function Block Diagram (FBD) for S7-300 and S7-400 Programming, SIEMENS, 2004.
13. A. Cimatti, E. Clarke, F. Giunchiglia, and M. Roveri, "NuSMV: a new symbolic model verifier" International Journal on Software Tools for Technology Transfer, vol. 2, 2000.
14. O. Pavlovic, Formale Verifikation von Software für speicherprogrammierbare Steuerungen mittels Model Checking. TU Braunschweig, 2009, Dissertation.
15. J. Pachl, Systemtechnik des Schienenverkehrs. Bahnbetrieb planen, steuern und sichern. Vieweg+Teubner, 2008.
16. R. Cavada, A. Cimatti, C. Jochim, G. Keighren, E. Olivetti, M. Pistore, M. Roveri, and A. Tchaltsev, NuSMV 2.4 User Manual, CMU and ITC-irst, http://www.nusmv.irst.itc.it.
17. R. Cavada, A. Cimatti, G. Keighren, E. Olivetti, M. Pistore, and M. Roveri, NuSMV 2.2 Tutorial, CMU and ITC-irst, http://www.nusmv.irst.itc.it.