Evaluation of memory performance on the cell BE with the SARC programming model

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 310, Issue , 2008, Pages 77-84

  Ferrer, Roger ^a   González, Marc ^a   Silla, Federico ^b   Martorell, Xavier ^a   Ayguadé, Eduard ^a  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY BANDWIDTHS; MEMORY PERFORMANCE; MULTICORE ARCHITECTURES; PROGRAMMING MODELS; RESOURCE USAGE;

ARCHITECTURE; SOFTWARE ARCHITECTURE;

COMPUTER SOFTWARE SELECTION AND EVALUATION;

EID: 77954443618     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1509084.1509095     Document Type: Conference Paper

References (28)

1. AMD Corporation. AMD 2007 Technology Analyst Day. http://www2.amd.com/us- en/assets/content-type/DownloadableAssets/FinancialADayNewsSummary121307FINAL. pdf.
2. E. Ayguadé, N. Copty, A. Duran, J. Hoeflinger, Y. Lin, F. Massaioli, E. Su, P. Unnikrishnan, and G. Zhang. A Proposal for Task Parallelism in OpenMP. In In Third International Workshop on OpenMP (IWOMP), 2007.
3. J. Balart, M. Gonzalez, X. Martorell, E. Ayguadé, Z. Sura, T. Chen, T. Zhang, K. O'Brien, and K. O'Brien. A Novel Asynchronous Software Cache Implementation for the CELL/BE Processor. In Proceedings of the 20th International Workshop on Languages and Compilers for Parallel Computing, 2007.
4. C. Benthin, I. Wald, M. Scherbaum, and H. Friedrich. Ray tracing on the cell processor. In IEEE Symposium on Interactive Ray Tracing, 2006.
5. B. Bouzas, R. Cooper, J. Greene, M. Pepe, and M. J. Prelle. MultiCore Framework: An API for Programming Heterogeneous Multicore Processors. In Proceedings of First Workshop on Software Tools for Multi-Core Systems, New York, NY, USA, 2006. Mercury Computer Systems.
6. T. Chen, R. Raghavan, J. Dale, and E. Iwata. Cell Broadband Engine Architecture and its first implementation. IBM DeveloperWorks, November 2005.
7. R. Dolbeau, S. Bihan, and F. Bodin. HMPP: A Hybrid Multi-core Parallel Programming Environment. In Workshop on General Processing Using GPUs, 2006.
8. A. Duran, J. M. Pérez, E. Eduard Ayguadé, R. M. Badia, and J. Labarta. Extending the OpenMP Tasking Model to Allow Dependent Tasks. In OpenMP in a New Era of Parallelism, pages 111-122. Springer Berlin / Heidelberg, 2008.
9. (tm) architecture. IBM Systems Journal, 45(1):59-84, 2006.
10. R. Ferrer, P. Bellens, J. M. Pérez, X. Martorell, M. González, and E. Ayguadé. Task offloading and blocking for heterogeneous architectures. Hipeac Conference, Nicosia, Cyprus, 2009. In evaluation.
11. Intel Corporation. Intel Corporation's Multicore Architecture Briefing, March 2008. http://www.intel.com/pressroom/archive/releases/20080317fact.htm.
12. D. Jimenez-Gonzalez, X. Martorell, and A. Ramirez. Performance analysis of cell broadband engine for high memory bandwidth applications. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 210-219, 2007.
13. T. J. Knight, J. Y. Park, M. Ren, M. Houston, M. Erez, K. Fatahalian, A. Aiken, W. J. Dally, and P. Hanrahan. Compilation for explicitly managed memory hierarchies. In Proceedings of the 2007 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2007.
14. P. Luszczek, J. J. Dongarra, D. Koester, R. Rabenseifner, B. Lucas, J. Kepner, J. McCalpin, D. Bailey, and D. Takahashi. Introduction to the hpc challenge benchmark suite. Lawrence Berkeley National Laboratory, 2005. Paper LBNL-57493.
15. NVIDIA corporation. NVIDIA CUDA Compute Unified Device Architecture Version 2.0, 2008.
16. NVIDIA corporation. NVIDIA Tesla GPU Computing Technical Brief, 2008.
17. K. O'Brien, K. M. O'Brien, Z. Sura, T. Chen, and T. Zhang. Supporting openmp on cell. International Journal of Parallel Programming, 36(3):289-311, 2008.
18. OpenMP Architecture Review Board. OpenMP Application Program Interface. Version 3.0, May 2008.
19. J. M. Perez, P. Bellens, R. M. Badia, and J. Labarta. CellSs: Making it easier to program the Cell Broadband Engine processor. IBM Journal of Research and Development, 51(5):593-604, September 2007. (Pubitemid 350031358)
20. RapidMind. RapidMind Multi-core Development Platform. http://www.rapidmind.com/pdfs/RapidmindDatasheet.pdf.
21. T. Saidani, S. Piskorski, L. Lacassagne, and S. Bouaziz. Parallelization schemes for memory optimization on the cell processor: a case study of image processing algorithm. In MEDEA '07: Proceedings of the 2007 workshop on MEmory performance, pages 9-16, New York, NY, USA, 2007. ACM.
22. SARC-Consortium. Proposal for an scalable programming model and run-time system. SARC Project Deliverable (6.1), 2007. Available on request.
23. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph., 27(3):1-15, 2008.
24. Stanford University. Brook Language. http://merrimac.stanford.edu/brook/.
25. Stanford University. BrookGPU. http://graphics.stanford.edu/projects/ brookgpu/.
26. J. A. Stratton, S. S. Stone, and W. mei W. Hwu. MCUDA: An Efficient Implementation of CUDA Kernels for Multi-Core CPUs. In In Languages and Compilers for Parallel Computing (LCPC) 21st Annual Workshop, August 2008.
27. X. Teruel, X. Martorell, A. Duran, R. Ferrer, and E. Ayguadé. Support for openmp tasks in nanos v4. In K. A. Lyons and C. Couturier, editors, CASCON, pages 256-259. IBM, 2007.
28. S.-Z. Ueng, M. Lathara, S. S. Baghsorkhi, and W. mei W. Hwu. CUDA-lite: Reducing GPU Programming Complexity. In In Languages and Compilers for Parallel Computing (LCPC) 21st Annual Workshop, August 2008.