Software synthesis from the dataflow interchange format

ACM International Conference Proceeding Series

Volumn 136, Issue , 2005, Pages 37-49

  Hsu, Chia Jui ^a   Ko, Ming Yung ^a   Bhattacharyya, Shuvra S ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

dataflow interchange format; DIF; software synthesis

Indexed keywords

C COMPILERS; COARSE GRAINS; DATAFLOW; DESIGN ENVIRONMENT; DSP APPLICATION; DSP SYSTEM; EMBEDDED SYSTEMS DESIGN; FINE GRAINS; INTERCHANGE FORMATS; MEMORY MANAGEMENT; OPTIMIZATION TECHNIQUES; SOFTWARE SYNTHESIS;

DESIGN; DIGITAL SIGNAL PROCESSING; DIGITAL SIGNAL PROCESSORS; EMBEDDED SOFTWARE; INTERCHANGES; OPTIMIZATION; PROGRAM COMPILERS; SCHEDULING; SIGNAL PROCESSING; SPECIFICATIONS;

EMBEDDED SYSTEMS;

EID: 77953532421     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1140389.1140394     Document Type: Conference Paper

References (25)

1. Bhattacharya, B. and Bhattacharyya, S. S. Parameterized dataflow modeling for DSP systems. IEEE Transactions on Signal Processing. 49(10):2408-2421, October 2001. (Pubitemid 33147609)
2. Bhattacharyya, S. S., Murthy, P. K., and Lee, E. A. Software Synthesis from Dataflow Graphs. Kluwer Academic Publishers, 1996.
3. Bhattacharyya, S. S., Leupers, R., and Marwedel, P. Software synthesis and code generation for signal processing systems. IEEE Transactions on Circuits and Systems - I: Analog and Digital Signal Processing, 47(9):849-875, September 2000.
4. Bhattacharyya, S. S. and Lee, E. A. Memory management for dataflow programming of multirate signal processing algorithms. IEEE Transactions on Signal Processing, 42(5): 1190-1201, May 1994.
5. Bhattacharyya, S. S. and Murthy, P. K. The CBP parameter - a module characterization approach for DSP software optimization. Journal of VLSI Signal Processing Systems for Signal. Image, and Video Technology, 38(2): 131-146, September 2004..
6. Bilsen, G., Engels, M., Lauwereins, R., and Peperstraete, J. A. Cyclo-static data flow. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pages 3255-3258, May 1995.
7. Buck, J. and Vaidyanathan, R. Heterogeneous modeling and simulation of embedded systems in E1 Greco. In Proceedings of the International Workshop on Hardware/Software Co-Design, May 2000
8. Eker, J., Janneck, J. W., Lee, E. A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., and Xiong, Y. Taming heterogeneity - the Ptolemy approach. Proceedings of the IEEE, v.91, No. 2, January 2003.
9. Hsu, C. and Bhattacharyya, S. S. Porting DSP applications across design tools using the Dataflow Interchange Format. In Proceedings of the International Workshop on Rapid System Prototyping, Montreal, Canada, June 2005.
10. Hsu, C. and Bhattacharyya, S. S. Dataflow Interchange Format Version 0.2. Technical Report, UMIACS-TR-2004-66, Institute for Advanced Computer Studies, University of Maryland at College Park, November 2004.
11. Hsu, C., Keceli, F., Ko, M., Shahparnia, S., and Bhattacharyya, S. S. DIF: An interchange format for dataflow-based design tools. In Proceedings of the International Workshop on Systems, Architectures, Modeling, and Simulation, pages 423-432, Samos, Greece, July 2004.
12. Janka, R., Judd, R., Lebak, J., Richards, M., and Campbell, D. VSIPL: An object-based open standard API for vector, signal, and image processing. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, vol. 2, pp. 949-952.
13. Ko, M., Murthy, P. K., and Bhattacharyya, S. S. Compact procedural implementation in DSP software synthesis through recursive graph decomposition. In Proceedings of the International Workshop on Software and Compilers for Embedded Processors; pages 47-6 1, Amsterdam, The Netherlands, September 2004.
14. Lauwereins, R., Engels, M., Ade, M., and Peperstraete, J. A. Grape-II: A system-level prototyping environment for DSP applications. IEEE Computer Magazine. 28(2):35-43, February 1995.
15. Lee, E. A., and Messerschmitt, D. G. Synchronous dataflow. Proceedings of the IEEE, 75(9): 1235-1245, September 1987.
16. Murthy, P. K., and Bhattacharyya, S. S. Shared buffer implementations of signal processing systems using lifetime analysis techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(2): 177-198, February 2001.
17. Murthy, P. K. and Lee, E. A. Multidimensional synchronous dataflow. IEEE Transactions on Signal Processing, 50(8):2064-2079, August 2002.
18. Robbins, C. B. Autocoding Toolset Software Tools for Automatic Generation of Parallel Application Software. Technical report, Management Communications and Control, lnc., 2002.
19. Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B., and Deprettere, E. System design using Kahn process networks: the Compaan/Laura approach. In Proceedings of the Design, A utoma tion and Test in Europe Conference, February 2004.
20. Sung, W., Oh, M., Im, C., and Ha, S. Demonstration of hardware software codesign workflow in PeaCE. In Proceedings of International Conference on VLSI and CAD. October 1997.
21. Thies, W., Karczmarek, M., and Amarasinghe, S. Strearnlt: A language for streaming applications. In Proceedings of the International Conference on Compiler Construction, Grenoble, France, April 2002.
22. Zitzler, E., Teich, J., and Bhattacharyya, S. S. Multidimensional exploration of software implementations for DSP algorithms. Journal of VLSI Signal Processing Systems for Signal, hnage, and Video Technology, pages 83-98, February 2000.
23. Agilent Technologies. ADS Ptolemy Simulation. September 2004.
24. Texas Instruments. TMS320C67x DSP Library Programmer's Reference Guide. February 2003.
25. Texas Instruments. TMS320C64x Image/Video Processing Library Programmer's Rerence. October 2003.