MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip

IET Computers and Digital Techniques

Volumn 4, Issue 3, 2010, Pages 159-169

  Shelburne, M ^a   Patterson, C ^a   Athanas, P ^a   Jones, M ^a   Martin, B ^a   Fong, R ^a  

^a State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FPGA CONFIGURATION; GLOBAL NETWORKS; INTERNAL CONFIGURATION ACCESS PORTS; NETWORK ON CHIP; NETWORKS ON CHIPS; PERFORMANCE PENALTIES; PROOF OF CONCEPT; RECONFIGURABLE NETWORK; RECONFIGURABLE STRUCTURE; SYSTEM OPERATION; XILINX FPGA;

VLSI CIRCUITS;

EID: 77953330975     PISSN: 17518601     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cdt.2009.0009     Document Type: Article

References (11)

1. Dally, W.J. Towles, B.: 'Route packets, not wires: on-chip interconnection networks', Proc. Conf. on Design Automation, Las Vegas, Nevada, USA, June 2001, p. 684-689
2. Pamunuwa, D. Oüberg, J. Zheng, L.R. Millberg, M. Jantsch, A.: 'Layout, performance and power trade-offs in mesh-based network-on-chip architectures', Proc. IFIP Int. Conf. on Very Large Scale Integration of System-on-Chip, Darmstadt, Germany, December 2003, p. 362-367
3. Millberg, M. Nilsson, E. Thid, R. Jantsch, A.: 'Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip', Proc. Design, Automation and Test in Europe Conf. and Exhibition, Paris, France, February 2004, 2, p. 890-895
4. Rijpkema, E. Goossens, K. Raüdulescu, A.: et al. 'Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip', Proc. Design, Automation and Test in Europe Conf. and Exhibition, Munich, Germany, March 2003, p. 350-355
5. Mak, T. Sedcole, P. Cheung, P. Luk, W.: 'On-FPGA communication architectures and design factors', Proc. Int. Conf. on Field Programmable Logic and Applications, Madrid, Spain, August 2006, p. 1-8
6. Gindin, R. Cidon, I. Keidar, I.: 'NoC-based FPGA: Architecture and routing', Proc. Int. Symp. on Networks-on-Chip, Princeton, New Jersey, USA, May 2007, p. 253-264
7. Fong, R.: 'Improving field-programmable gate array scaling through wire emulation', September, 2004, Master's, Virginia Tech Blacksburg, Virginia, USA
8. Xilinx, Inc.: 'Virtex-4 Family Overview'. Available at: http://www.xilinx.com/support/documentation/data_sheets/ds112.pdf, September 2007 [Online]
9. Xilinx, Inc.: 'Virtex-4 Configuration Guide'. Available at: http://www.xilinx.com/support/documentation/user_guides/ug071.pdf, October 2007 [Online]
10. Athanas, P. Bowen, J. Dunham, T.: et al. 'Wires on demand: run-time communication synthesis for reconfigurable computing', Proc. Int. Conf. on Field Programmable Logic and Applications, Amsterdam, Netherlands, August 2007, p. 513-516
11. Suris, J. Patterson, C. Athanas, P.: 'An efficient run-time router for connecting modules in FPGAs', Proc. Int. Conf. on Field Programmable Logic and Applications, Heidelberg, Germany, September 2008, p. 125-130