Using speculative functional units in high level synthesis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1779-1784

  Del Barrio, Alberto A ^a   Molina, Maria C ^a   Mendias, Jose M ^a   Hermida, Roman ^a   Memik, Seda Ogrenci ^b  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b NORTHWESTERN UNIVERSITY   (United States)

Author keywords

Dynamic scheduling; HLS; Speculation

Indexed keywords

SCHEDULING;

ARITHMETIC FUNCTIONAL UNITS; CRITICAL PATH DELAYS; CRITICAL PATHS; DYNAMIC SCHEDULING; EXECUTION PARADIGM; FUNCTIONAL UNITS; HARDWARE SUPPORTS; SPECULATION;

HIGH LEVEL SYNTHESIS;

EID: 77953098517     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457102     Document Type: Conference Paper

References (20)

1. J. Crenshaw and M. Sarrafzadeh, "Low-power driven scheduling and binding," Great Lakes Symposium on VLSI, 1998.
2. X. Xing, C.C. Jong, "A look-ahead synthesis technique with backtracking for switching activity reduction in low power high-level synthesis", Microelectronics journal. 2007, vol. 38, no4-5, pp. 595-605.
3. P.G. Paulin, J.P. Knight, "Force-Directed Scheduling for the Behavioral Synthesis of ASIC's", IEEE Transactions on Computer-Aided Design. Vol. 8. No. 6, June 1989, pp. 661-679.
4. S. Park, K. Choi, "Performance-Driven High-Level Synthesis with Bit-Level Chaining and Clock Selection". IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems. Vol 20, No. 2. February 2001, pp. 199-212.
5. V. Raghunatan, S. Ravi, G. Lakshminarayana, "Integrating Variable-Latency Components into High-Level Synthesis", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 19, no. 10, October 2000, pp 1105-1117
6. S.M. Mueller, "On the Scheduling of Variable Latency Functional Units", Symposium on Parallel Algorithms and Architectures, 1999.
7. A. Del Barrio, M. Molina, J. Mendias, E. Andres, R. Hermida, F. Tirado, "Applying speculation techniques to implement functional units". Int. Conference on Computer Design, 2008.
8. W.F. Wallace, S.S. Dlay and O.R. Hinton. "Probabilistic carry state estimate for improved asynchronous adder performance", IEE Proc.Comput. Digit. Tech., 2001, 148, (6), pp. 221-226.
9. E.M. Ashmila, S. Dlay, O. Hinton. "Adder methodology and design using probabilistic multiple carry estimates", IEE Proc. Comput. Digit. Tech., 2005, 152, (6), pp. 697-703.
10. 40, 32, 24, 16 kbits/s Adaptative Differential Pulse Code Modulation (ADPCM). Recommendation G.726 ITU. Geneva. 1990.
11. W. Stallings, "Computer Organization and Architecture". Prentice Hall. 1999.
12. R. M. Tomasulo. "An efficient algorithm for exploiting multiple arithmetic units." IBM Journal of Research and Development, 1967.
13. D. W. Anderson, F.J. Sparacio, R. M.Tomasulo "IBM 360/91: Machine philosophy and instruction-hanling", IBM Journal of Research and Development, January 1967.
14. J. L. Hennessy & D. A. Patterson, "Computer Architecture: A Quantitative Approach".4th edition, Morgan Kauffman. 2006.
15. R. A. Walker, S. Chaudhuri, "Introduction to the scheduling problem", IEEE Design & Test of Computers, Vol. 12, No. 2, 1995, pp.60-69.
16. G. De Micheli. "Synthesis and Optimization of Digital Circuits", 1st edition, McGraw-Hill. 1994.
17. T. Mudge, C.C. Lee, S. Sechrest. "Correlation and Aliasing in Dynamic Branch Predictors". Int. Symposium on Computer Architecture, 1996.
18. K. Wang, M. Franklin, "Highly Accurate Data Value Prediction", 4th International Conference on High-Performance Computing, 1997, pp. 358-363.
19. D. Shin, K. Choi, "Low Power High Level Synthesis By Increasing Data Correlation", Proc. of International Symposium of Low Power Electronics and Design, 1997, pp. 62-67.
20. M.C. Molina, R. Ruiz-Sautua, J.M. Mendias, R. Hermida, "Bitwise scheduling to balance the computacional cost of behavioral specifications", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jan. 2006, Vol. 25, pp. 31-46.