IADVS: On-demand performance for interactive applications

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2010, Pages

  Bi, Mingsong ^a   Crk, Igor ^a   Gniady, Chris ^a  

^a UNIVERSITY OF ARIZONA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY; MEMORY ARCHITECTURE; PROGRAM PROCESSORS; SUPERCOMPUTERS; VOLTAGE SCALING;

COMPUTATIONAL DEMANDS; DESIGN CONSIDERATIONS; INTERACTIVE APPLICATIONS; PERFORMANCE LEVEL; PREDICTION ACCURACY; STATE-OF-THE-ART APPROACH; TRACE-BASED SIMULATION; USER INTERACTION;

USER INTERFACES;

EID: 77952557773     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/hpca.2010.5416649     Document Type: Conference Paper

References (19)

1. AMD. Amd family 10h desktop processor power and thermal data sheet, February 2009. http://www.amd.com/us-en/ assets/content-type/white-papers-and- tech-docs/ GH-43375-10h-DT-PTDS-PUB-3.18.pdf.
2. A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau. Profile-based dynamic voltage scheduling using program checkpoints. In DATE, 2002.
3. T. D. Burd and R.W. Brodersen. Design issues for dynamic voltage scaling. In ISLPED, 2000.
4. K. Choi, R. Soma, and M. Pedram. Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times. In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2004.
5. I. Crk, M. Bi, and C. Gniady. Interaction-aware energy management for wireless network cards. In SIGMETRICS, 2008.
6. I. Crk and C. Gniady. Context-aware mechanisms for reducing interactive delays of energy management in disks. In USENIX ATC, 2008.
7. K. Flautner, S. Reinhardt, and T. Mudge. Automatic performance setting for dynamic voltage scaling. In MobiCom, 2001.
8. K. Govil, E. Chan, and H. Wasserman. Comparing algorithm for dynamic speed-setting of a low-power cpu. In MobiCom, 1995.
9. F. Gruian. Hard real-time scheduling for low-energy using stochastic data and dvs processors. In ISLPED, 2001.
10. C.-H. Hsu and U. Kremer. Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches. In Workshop on PACS, 2002.
11. S. Lee and T. Sakurai. Run-time voltage hopping for low-power real-time systems. In DAC, 2000.
12. J. R. Lorch. Using user interface event information in dynamic voltage scaling algorithms. In MASCOTS, 2003.
13. J. R. Lorch and A. J. Smith. Improving dynamic voltage scaling algorithms with pace. In SIGMETRICS, 2001.
14. B. Schneiderman. Designing the user interface: strategies for effective human-computer interaction. Addison-Wesley, 1998.
15. D. Shin, J. Kim, and S. Lee. Intra-task voltage scheduling for low-energy, hard real-time applications. IEEE Design and Testing, 2001.
16. D. Snowdon, S. Ruocco, and G. Heiser. Power management and dynamic voltage scaling: Myths and facts, 2005.
17. M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced cpu energy. In OSDI, 1994.
18. A. Weissel and F. Bellosa. Process cruise control: event-driven clock scaling for dynamic power management. In CASES, 2002.
19. F. Xie, M. Martonosi, and S. Malik. Compile-time dynamic voltage scaling settings: Opportunities and limits. In PLDI, 2003.