A spice compatible model of on-wafer coupled interconnects for CMOS RFICs

Progress in Electromagnetics Research

Volumn 102, Issue , 2010, Pages 287-299

  Shi, X ^a   Yeo, K S ^a   Lim, W M ^a   Do, M A ^a   Boon, C C ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; CIRCUIT THEORY; CMOS INTEGRATED CIRCUITS; EQUIVALENT CIRCUITS; SCATTERING PARAMETERS; SPICE;

CMOS TECHNOLOGY; COUPLED INTERCONNECTS; COUPLING COMPONENT; ELECTROMAGNETIC SIMULATORS; EQUIVALENT CIRCUIT MODEL; MODEL PARAMETERS; RF APPLICATIONS; SPICE-COMPATIBLE;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 77952409735     PISSN: 10704698     EISSN: 15598985     Source Type: Journal    
DOI: 10.2528/PIER10010608     Document Type: Article

References (15)

1. Avinash, S., B. N. Joshi, and A. M. Mahajan, "Analysis of capacitance across interconnects of low-K dielectric used in a deep sub-micron CMOS technology," Progress In Electromagnetics Research Letters, Vol. 1, 189-196, 2008.
2. Xia, L., R.-M. Xu, and B. Yan, "LTCC interconnect modeling by support vector regression," Progress In Electromagnetics Research, PIER 69, 67-75, 2007.
3. Xie, H., J. Wang, R. Fan, and Y. Liu, "Study of loss effect of transmission lines and validity of a spice model in electromagnetic topology," Progress In Electromagnetics Research, PIER 90, 89-103,2009.
4. Gazizov, T. R., "Far-end crosstalk reduction in double-layered dielectric interconnects," IEEE Trans. Electromagn. Compat., Vol. 43, No. 4, 566-572, 2001.
5. Kumar, R., S. C. Rustagi, K. Kang, K. Mouthaan, and T. K. S. Wong, "Characterization and modeling of CMOS on-chip coupled interconnects," 37th European Solid State Device Research Conference, 159-162, Sep. 2007.
6. Arz, U., D. F. Wiliams, D. K. Walker, and H. Grabinski, "Asymmetric coupled CMOS lines - An experimental study," IEEE Trans. Microwave Theory Tech., Vol. 48, No. 12, 2409-2414, 2000.
7. Zheng, J., Y. Hahm, V. K. Tripathi, and A. Weisshaar, "CAD-oriented equivalent circuit modeling of on-chip interconnects on lossy silicon substrate," IEEE Trans. Microwave Theory Tech., Vol. 48, No. 9, 1443-1451, 2000.
8. Zheng, J., V. K. Tripathi, and A. Weisshaar, "Characterization and modeling of multiple coupled on-chip interconnects on silicon substrate," IEEE Trans. Microwave Theory Tech., Vol. 49, No. 10, 1733-1739, 2001.
9. Agarwal, K., D. Sylvester, and D. Blaauw, "Modeling and analysis of crosstalk noise in coupled RLC interconnects," IEEE Trans. Computer-aided Design, Vol. 25, No. 5, 892-901, 2006.
10. Kumar, R., K. Kang, S. C. R. Rustagi, K. Mouthaan, and T. K. S. Wong, "SPICE compatible modelling of on-chip coupled interconnects," Electron. Lett., Vol. 43, No. 9, 19-20, 2007.
11. Shi, X., J. Ma, K. S. Yeo, M. A. Do, and E. Li, "Equivalent circuit model of on-wafer CMOS interconnects for RFICs," IEEE Trans. VLSI Syst., Vol. 13, No. 9, 1060-1071, 2005.
12. Shi, X., J. Ma, K. S. Yeo, M. A. Do, and E. Li, "Complex shaped on-wafer interconnects modeling for CMOS RFICs," IEEE Trans. VLSI Syst., Vol. 16, No. 7, 922-926, 2008.
13. Shi, X., K. S. Yeo, J. Ma, M. A. Do, and E. Li, "Sensitivity analysis of coupled interconnects for RFIC applications," IEEE Trans. Electromagn. Compat., Vol. 48, No. 4, 607-613, 2006.
14. Dreyfus, G., Neural Networks: Methodology and Applications, Springer, 2005.
15. http://www.home.agilent.com/agilent/product.jspx?nid=-34346.0.00&cc=US&lc=eng.