Development of a new Voltage Source Inverter (VSI) average model including low frequency harmonics

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn , Issue , 2010, Pages 881-886

  Ahmed, S ^a   Boroyevich, D ^a   Wang, F ^b   Burgos, R ^c  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b UNIVERSITY OF TENNESSEE   (United States)

^c ABB US Corporate Research Center   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE MODEL; DEAD TIME; HARMONIC SPECTRUM ANALYSIS; LOW FREQUENCY; PULSE WIDTH; SIMULATION RESULT; SWITCHING DEVICES; SWITCHING MODEL; TIME DOMAIN; VOLTAGE DROP; VOLTAGE SOURCE INVERTER;

POWER ELECTRONICS; SPECTRUM ANALYSIS; SPECTRUM ANALYZERS; SWITCHING; TIME DOMAIN ANALYSIS;

COMPUTER SIMULATION;

EID: 77952196183     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2010.5433563     Document Type: Conference Paper

References (11)

1. B. Needham, P. Eckerling, and K. Siri, "Simulation of large distributed dc power systems using averaged modeling techniques and the Saber Simulator," in Proceed. IEEE APEC'94, vol. 2, pp. 801-807, Feb. 1994.
2. K. Zhou, and D. Wang, "Relationship between space-vector modulation and three-phase carrier-based PWM: a comprehensive analysis [threephase inverters]," IEEE Trans on Indus Elect, vol.49, no.1, pp.186-196, Feb 2002.
3. V. Blasko, "Analysis of a hybrid PWM based on modified space-vector and triangle-comparison methods," IEEE Trans on Indus Appl., vol.33, no.3, pp.756-764, May/Jun 1997.
4. A. Munoz-Garcia, and T.A. Lipo, "On-line dead time compensation technique for open-loop PWM-VSI drives," IEEE APE '98, vol.1,pp.95-100 vol.1, 15-19 Feb 1998.
5. J. Choi; S. Sul, "Inverter output voltage synthesis using novel dead time compensation," IEEE Trans. On Pow Elect , vol.11, no.2, pp.221-227, Mar 1996.
6. J. Choi; S. Sul, "A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltages," IEEE Trans on Indus Appl., vol.31, no.5, pp.1001-1008, Sep/Oct 1995.
7. C. Attaianese, V. Nardi, and G. Tomasso, "A novel SVM strategy for VSI dead-time-effect reduction," IEEE Trans on Indus Appl., vol.41, no.6, pp. 1667-1674, Nov.-Dec. 2005.
8. C. Attaianese, D. Capraro, and G. Tomasso, "Hardware dead time compensation for VSI based electrical drives," IEEE ISIE 2001., vol.2, pp.759-764 vol.2, 2001.
9. B.A. Welchko, S.E. Schulz, S. Hiti, "Effects and Compensation of Dead-Time and Minimum Pulse-Width Limitations in Two-Level PWM Voltage Source Inverters," IEEE IAS'06 , vol.2, pp.889-896, 8-12 Oct. 2006.
10. D.A. Grant, "Technique for pulse dropping in pulse-width modulated inverters," IEEE Proceed. Elect Power Appl. , vol.128, no.1, pp.67-72, January 1981.
11. D. Grant, R. Seidner, "Technique for pulse elimination in pulsewidth-modulation inverters with no waveform discontinuity," IEEE Proceed. Elect Power Appl., vol.129, no.4, pp.205-210, July 1982.