Compact voltage and current stimulation buffer for high-density microelectrode arrays

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 53, Issue , 2010, Pages 240-241

  Livi, Paolo ^a   Heer, Flavio ^a   Frey, Urs ^b   Bakkum, Douglas J ^c   Hierlemann, Andreas ^a  

^a ETH ZURICH   (Switzerland)

^b IBM RESEARCH ZURICH   (Switzerland)

^c UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CELL INTEGRITY; CHEMICAL SIGNALS; CLOSED-LOOP EXPERIMENTS; EXTRACELLULAR; HIGH SPATIAL RESOLUTION; HIGH-DENSITY; HUMAN BRAIN; INFORMATION PROCESSING SYSTEMS; LONG-TERM RECORDING; LOW NOISE; MICROELECTRODE ARRAY; NETWORK CHARACTERISTICS; NETWORK STRUCTURES; SUB-CELLULAR; VOLTAGE PULSE; WEALTH OF INFORMATION;

CELL CULTURE; DATA PROCESSING; MICROELECTRODES; NEURONS;

WELL STIMULATION;

EID: 77952154816     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2010.5433935     Document Type: Conference Paper

References (9)

1. D. A. Wagenaar, J. Pine, J. Potter, "Effective parameters for stimulation of dissociated cultures using multi-electrode arrays", J. of Neuroscience, 2004
2. F. Heer et al., "CMOS Microelectrode Array for Bidirectional Interaction With Neuronal Networks", IEEE J. of Solid-State Circuits, vol. 41, no. 7, 2006
3. F. Shahrokhi et al., "128-Channel Fully Differential Digital Neural Recording and Stimulation Interface", ISCAS 2009, Taipei, Taiwan, pp. 1249-1252, 2009
4. M. Ghovanloo and K. Najafi, "A Modular 32-Site Wireless Neural Stimulation Microsystem", J. Solid-State Circuits, vol 39, no 12, 2004
5. B. K. Thurgood et al., "Wireless integrated circuit for 100-channel neural stimulation", BioCAS, Baltimore, Maryland, pp. 129-132, 2008.
6. U. Frey et al., "An 11k-Electrode 126-Channel High-Density Microelectrode Array to interact with Electrogenic Cells", ISSCC 2007, San Francisco, California, pp. 158-593, 2007
7. A. J. Lopez-Martin et al., "Low-Voltage Super Class AB CMOS OTA Cells With Very High Slew Rate and Power Efficiency", IEEE J. of Solid-State Circuits, vol. 40, no. 5, 2005
8. C. Toumazou et al., "Analog IC Design: The Current-Mode Approach", London: Peter Peregrinus, 1990
9. A. S. Sedra and K. C. Smith, "A Second Generation Current Conveyor and its Applications," IEEE Trans. on Circuit Theory, vol. CT-17, no. 1, pp. 132-133, Feb. 1970.