Analysis of parallel algorithms for energy conservation in scalable multicore architectures

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2009, Pages 212-219

  Korthikanti, Vijay Anand ^a   Agha, Gul ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY CHARACTERISTICS; ENERGY CONSUMPTION; ENERGY SCALABILITY; MANY CORE; MULTI-CORE PROCESSOR; MULTICORE ARCHITECTURES; PERFORMANCE REQUIREMENTS; PERFORMANCE SCALABILITY;

PARALLEL ALGORITHMS; SCALABILITY; SOFTWARE ARCHITECTURE;

ELECTRIC LOAD FORECASTING;

EID: 77951494930     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2009.74     Document Type: Conference Paper

References (16)

1. G. Agha and W. Kim, "Parallel programming and complexity analysis using actors," Massively Parallel Programming Models, vol. 0, p. 68, 1997.
2. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473-484, 1992.
3. S. Cho and R. Melhem, "Corollaries to Amdahl's Law for Energy," Computer Architecture Letters, vol. 7, no. 1, pp. 25-28, 2008.
4. D. Culler, R. Karp, D. Patterson, A. Sahay, K. Schauser, E. Santos, R. Subramonian, and T. Von Eicken, "LogP: Towards a Realistic Model of Parallel Computation," ACM SIGPLAN Notices, vol. 28, no. 7, pp. 1-12, 1993.
5. M. Curtis-Maury, A. Shah, F. Blagojevic, D. Nikolopoulos, B. de Supinski, and M. Schulz, "Prediction Models for Multi-dimensional Power-Performance Optimization on Many Cores," in Proceedings of the 17th International Conference on Parallel architectures and compilation techniques. ACM New York, NY, USA, 2008, pp. 250-259.
6. R. Ge, X. Feng, and K. Cameron, "Performance-Constrained Distributed DVS Scheduling for Scientific Applications on Power-Aware Clusters," in Proceedings of the 2005 ACM/IEEE Conference on Supercomputing. IEEE Computer Society Washington, DC, USA, 2005.
7. G. Geist and C. Romine, " LU Factorization Algorithms on Distributed-Memory Multiprocessor Architectures," SIAM Journal on Scientific and Statistical Computing, vol. 9, p. 639, 1988.
8. C. Isci, A. Buyuktosunoglu, C. Cher, P. Bose, and M. Martonosi, "An Analysis of Efficient Multi-Core Global Power Management Policies:Maximizing Performance for a Given Power Budget," in International Symposium on Microarchitecture: Proceedings of the 39 th Annual IEEE/ACM International Symposium on Microarchitecture, vol. 9, no. 13, 2006, pp. 347-358.
9. G. Koch, "Discovering Multi-core: Extending the Benefits of Moore's law," Intel Magazine, July 2005.
10. V. Kumar, A. Grama, A. Gupta, and G. Karypis, Introduction to Parallel Computing: Design and Analysis of Algorithms. Benjamin-Cummings Publishing Co., Inc. Redwood City, CA, USA, 1994.
11. J. Li and J. Martinez, "Power-Performance Considerations of Parallel Computing on Chip Multiprocessors," ACM Transactions on Architecture and Code Optimization, vol. 2, no. 4, pp. 1-25, 2005.
12. "Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors," in High-Performance Computer Architecture, 2006. The Twelfth International Symposium on, 2006, pp. 77-87.
13. R. Murphy, "On the effects of memory latency and bandwidth on supercomputer application performance," Workload Characterization, 2007. IISWC 2007. IEEE 10th International Symposium on, pp. 35-43, Sept. 2007.
14. S. Park, W. Jiang, Y. Zhou, and S. Adve, "Managing Energy-Performance Tradeoffs for Multithreaded Applications on Multiprocessor Architectures," in Proceedings of the 2007 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. ACM New York, NY, USA, 2007, pp. 169-180.
15. V. Singh, V. Kumar, G. Agha, and C. Tomlinson, "Scalability of Parallel Sorting on Mesh Multicomputer," in Parallel Processing: 5th International Symposium: Papers., vol. 51. IEEE, 1991, p. 92.
16. X. Wang and S. Ziavras, "Performance-Energy Tradeoffs for Matrix Multiplication on FPGA-Based Mixed-Mode Chip Multiprocessors," in Proceedings of the 8th International Symposium on Quality Electronic Design, 2007, pp. 386-391.