Data learning based diagnosis

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2010, Pages 247-254

  Wang, Li C ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DEFECT DIAGNOSIS; FAULT MODEL; FEATURE RANKING; ILL POSED PROBLEM; LEARNING TECHNIQUES; RULE EXTRACTION; SYSTEMATIC UNCERTAINTIES;

COMPUTER AIDED DESIGN; DEFECTS; FEATURE EXTRACTION; LEARNING ALGORITHMS;

DIGITAL INTEGRATED CIRCUITS;

EID: 77951222948     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2010.5419888     Document Type: Conference Paper

References (30)

1. K. Killpack, C. Kashyap, E. Chiprout. Silicon Speedpath Measurement and Feedback into EDA flows. ACM/IEEE Design Automation Conference, 2007, pp. 390-395
2. M. Buhler et al. DFM/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design. Design, Automation and Test in Europe, 2006, pp. 387-392.
3. H. Ramakrishnan, S. Shedabale, G. Russell, A. Yakovlev. Analysing the effect of process variation to reduce parametric yield loss. IEEE International Conference on integrated Circuit Design and Technology, issue 2-4, 2008, pp. 171-176.
4. C. Bittlestone, A. Hill, V. Singhal, Arvind N.V. Architecting ASIC Libraries and Flows in the Nanometer Era ACM/IEEE Design Automation Conference, 2003, pp. 776-781.
5. P. Zuchowski, P. Habitz, J. Hayes, J. Oppold, Process and Environmental Variation Impacts on ASIC Timing. ACM/IEEE International Conference on CAD 2004, pp. 336-342. (Pubitemid 40449255)
6. N. NS, T. Bonifield, et al, BEOL Variability and Impact on RC Extraction. ACM/IEEE Design Automation Conference 2005, pp. 758-759.
7. R. Franch et al. On-chip Timing Uncertainty Measurements on IBM Microprocessors. International Test Confernece, 2007.
8. Li-C.Wang and Magdy S. Abadir. Dealing with timing issues for sub-90n designs - from modeling to mass production. Full-day tutorial, International Test Conference, 2005-2007.
9. Noel Menezes, Chandramouli Kashyap, Chirayu S. Amin. A "true" electrical cell model for timing, noise, and power grid verification. ACM/IEEE Design Automation Conference, 2008, pp. 462-467.
10. F. N. Najm and N. Menezes. Statistical timing analysis based on a timing yield model. Design Automation Conference, June 7-11, 2004, pp. 460-465.
11. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan. First-order incremental block-based statistical timing analysis ACM/IEEE Design Automation Conference, June 7-11, 2004, pp. 331-336.
12. D. Josephson et. al. Debug methodology for the McKinley processor International Test Conference, 2001, pp. 451-460.
13. M. Abramovici, M. Breuer. Fault Diagnosis Based on Effect-Cause Analysis: An Introduction. ACM/IEEE Design Automation Conference 1980, pp. 69-76.
14. Vladimir N. Vapnik. The Nature of Statistical Learning Theory. 2nd edition, Springer 1999
15. Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman. Digital Systems Testing and Testable Design Wiley-IEEE Press, 1994
16. A. Krstic, et al. Delay Defect Diagnosis Based Upon Statistical Timing Models - The First Step European Design Automation and Test Conference, 2003, pp 328-333
17. Pouria Bastani, et al. Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking - the methodology explained. International Test Conference, 2008
18. Li-C.Wang, et al. Design-Silicon Timing Correlation - A Data Mining Perspective. ACM/IEEE Design Automation Conference, 2007, pp 384-389 (Pubitemid 47129994)
19. Leo Breiman, Random Forests Machine Learning Journal (45), 2001, pp. 5-32.
20. Bernhard Schlkopf, and Alexander J. Smola. Learning with Kernels: Support Vector Machines, Regularization, Optimization, and Beyond. The MIT Press, 2001.
21. J. Shawe-Taylor, N. Cristianini, Kernel Methods for Pattern Analysis. Cambridge University Press 2004.
22. Carl Edward Rasmussen, and Christopher K. I.Williams. Gaussian Processes for Machine Learning. The MIT Press, 2005.
23. P. Clark and T. Niblett. The CN2 induction algorithm. Machine Learning 3, 1989, pp 261-283
24. Ivan Bruha and Sylva Kockova. A support for decision-making: Cost-sensitive learning system. Artificial Intelligence in Medicine, issue 1, vol 6, 1994, pp 67-82
25. Nicholas Callegari, et al. Classification Rule Learning using Subgroup Discovery of Cross-Domain Attributes Responsible for Design-Silicon Mismatch. Manuscript, Nov 2009
26. Yonatan Aumann and Yehuda Lindell. A statistical theory for quantitative association rule. Journal of Intelligent Information Systems, 20:3, 2003, pp 255-283
27. Nicholas Callegari, et al. Speedpath Analysis Based on Hypothesis Pruning and Ranking. ACM/IEEE Design Automation Conference, 2009.
28. Sean H. Wu, Dragoljub Drmanac, Li-C.Wang. A Study of Outlier Analysis Techniques for Delay Testing. International Test Conference, 2008.
29. Pouria Bastani, et al. Speedpath Prediction Based on Learning from a Small Set of Examples. ACM/IEEE Design Automation Conference, 2008, pp 217-222
30. Nicholas Callegari, et al. Feature based similarity search with application to speedpath analysis. International Test Conference, 2009