A flexible hybrid simulation platform targeting multiple configurable processors SoC

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2010, Pages 155-160

  Shen, Hao ^a   Pétrot, Frédéric ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ASSEMBLY CODE; CONFIGURABLE PROCESSORS; EARLY DESIGN STAGES; EMBEDDED APPLICATION; HARDWARE ABSTRACTION LAYERS; HYBRID SIMULATION; I/O DEVICE; INSTRUCTION SET SIMULATORS; OPERATING SYSTEMS; SOC SIMULATION; SYSTEM ON CHIPS; SYSTEMC; VALIDATION PROCESS; VIDEO DECODING;

ABSTRACTING; APPLICATION PROGRAMMING INTERFACES (API); APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER OPERATING SYSTEMS; DIGITAL INTEGRATED CIRCUITS; FORCE CONTROL; MICROPROCESSOR CHIPS; PROGRAMMABLE LOGIC CONTROLLERS;

COMPUTER ARCHITECTURE;

EID: 77951210931     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2010.5419904     Document Type: Conference Paper

References (25)

1. Arc International, ARCtangent Processor, 2009. [Online]. Available: http://www.arc.com.
2. Tensilica Inc., Xtensa Microprocessor, 2009. [Online]. Available: http://www.tensilica.com.
3. TLM-2.0 Draft 2 of the SystemC Platform, 2009. [Online]. Available: http://www.systemc.org.
4. SoCLib, "A modeling and simulation platform for system on chip", 2009. [Online]. Available: http://www.soclib.fr/Home.html.
5. CoWare Inc., CoWare Virtual Platform, 2009. [Online]. Available: http://www.coware.com.
6. HAL APIs of the eCos Operating System, 2009. [Online]. Available: http://ecos.sourceware.org.
7. SLOCCount, "A tools for counting physical Source Lines of Code (SLOC)", 2009. [Online]. Available: http://www.dwheeler.com/sloccount.
8. F. Bellard. QEMU, a Fast and Portable Dynamic Translator. In USENIX Annual Technical Conference, FREENIX Track, pages 41-46. USENIX, 2005.
9. B. N. Bershad, C. Chambers, S. J. Eggers, C. Maeda, D. McNamee, P. Pardyak, S. Savage, and E. G. Sirer. SPIN - An Extensible Microkernel for Application-specific Operating System Services. Operating Systems Review, 29(1):74-77, 1995.
10. L. Cai and D. Gajski. Transaction level modeling: an overview. In CODES+ISSS, pages 19-24. ACM, 2003.
11. L. Gao, K. Karuri, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. Multiprocessor performance estimation using hybrid simulation. In Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, pages 325-330, June 2008.
12. L. Gauthier, S. Yoo, and A. A. Jerraya. Automatic generation and targeting of application-specific operating systems and embedded systems software. IEEE Trans. on CAD of Integrated Circuits and Systems, 20(11):1293-1301, 2001.
13. J. L. Hennessy and D. A. Patterson. Computer Architecture : A Quantitative Approach. Morgan Kaufmann Publishers, fourth edition, 2007. chapter 2 and chapter 4.
14. Y. Hwang, S. Abdi, and D. Gajski. Cycle-approximate Retargetable Performance Estimation at the Transaction Level. Design, Automation and Test in Europe, 2008. DATE '08, pages 3-8, 10-14 March 2008.
15. K. Keutzer, S. Malik, and A. R. Newton. From ASIC to ASIP: The Next Design Discontinuity. In ICCD, pages 84-90. IEEE Computer Society, 2002.
16. M. Lajolo, M. Lazarescu, and A. L. Sangiovanni-Vincentelli. A compilation-based software estimation scheme for hardware/software co-simulation. In CODES, pages 85-89. ACM, 1999.
17. A. Muttreja, A. Raghunathan, S. Ravi, and N. K. Jha. Hybrid Simulation for Energy Estimation of Embedded Software. IEEE Trans. on CAD of Integrated Circuits and Systems, 26(10):1843-1854, 2007.
18. Y. Nakamura, K. Hosokawa, I. Kuroda, K. Yoshikawa, and T. Yoshimura. A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication. In DAC, pages 299-304. ACM, 2004.
19. P. G. Paulin, C. Pilkington, and E. Bensoudane. StepNP: A System- Level Exploration Platform for Network Processors. IEEE Design & Test of Computers, 19(6):17-26, 2002.
20. F. Pétrot and P. Gomez. Lightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect. In DATE, pages 20051-20056. IEEE Computer Society, 2003.
21. H. Posadas, J. Ádamez, P. Sánchez, E. Villar, and F. Blasco. POSIX modeling in SystemC. In ASP-DAC, pages 485-490. IEEE, 2006.
22. I. Viskic, S. Abdi, and D. D. Gajski. Automatic generation of embedded communication SW for heterogeneous MPSoC platforms. In LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, pages 143-145, New York, NY, USA, 2007. ACM.
23. S. Wang, S. Malik, and R. Bergamaschi. Modeling and integration of peripheral devices in embedded systems. pages 136-141, 2003.
24. S. Yoo and A. Jerraya. Introduction to hardware abstraction layers for SoC. Design, Automation and Test in Europe Conference and Exhibition, 2003, pages 336-337, 2003.
25. G. Zimmermann. The MIMOLA design system a computer aided digital processor design method. In DAC '79: Proceedings of the 16th Conference on Design automation, pages 53-58, Piscataway, NJ, USA, 1979. IEEE Press.