Avoiding cache thrashing due to private data placement in last-level cache for manycore scaling

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2009, Pages 282-288

  Meng, Jiayuan ^a   Skadron, Kevin ^a  

^a University of Virginia   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BASELINE CONFIGURATIONS; CACHE ORGANIZATION; CONFLICT MISS; DATA PARALLEL; DATA SHARING; DIRECTORY PROTOCOL; HIGH BANDWIDTH; MANY-CORE; MEMORY ALLOCATORS; PRIVATE DATA; SHARED DIRECTORIES; STACK RANDOMIZATION;

INTERCONNECTION NETWORKS;

EID: 77950987305     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2009.5413143     Document Type: Conference Paper

References (36)

1. J. D. Davis, J. Laudon, and K. Olukotun, "Maximizing CMP throughput with mediocre cores," in. PACT, 2005, pp. 51-62.
2. P. Kongetira, K. Amgaran, and K. Olukotun, "Niagara: a 32-way multithreaded Sparc processor," IEEE Micro, vol.25, no.2, pp. 21-29, 2005.
3. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, "Larrabee: a many-core x86 architecture for visual, computing," ACM TOG, vol.27, no.3, pp. 1-15, 2008.
4. N. P. Jouppi and S. J. E. Wilton, "Tradeoffs in two-level on-chip caching," in ISCA, Apr. 1994, pp. 34-45.
5. M. Zahran, K. Albayraktaroglu, and M. Franklin, "Non-inclusion property in multi-level caches revisited," in Int'l J. Computers and their Applications, no.2, 2007, pp. 99-108.
6. X. Chen, Y. Yang, G. Gopalakrishnan, and C.-T. Chou, "Reducing verification complexity of a multicore coherence protocol using assume/guarantee," in FMCAD, 2006, pp. 81-88.
7. S. B. Wickizer, H. Chen, R. Chen, Y Mao, F. Kaashoek, R. Morris, A. Pesterev, L. Stein, M. Wu, Y Dai, Y. Zhang, and Z. Zhang, "Corey: An operating system for many cores," in OSDI, December 2008.
8. "Intel threading building blocks," Intel Corporation.
9. S. Schneider, C. D. Antonopoulos, and D. S. Nikolopoulos, "Scalable locality-conscious multithreaded memory allocation," in ISMM, 2006, pp. 84-94.
10. E. D. Berger, K. S. McKinley, R. D. Blumofe, and P. R. Wilson, "Hoard: a scalable memory allocator for multithreaded applications," SIGPLAN Not, vol.35, no.11, pp. 117-128, 2000.
11. G. E. Suh, S. Devadas, and L. Rudolph, "A new memory monitoring scheme for memory-aware scheduling and partitioning," in HPCA, 2002, p. 117.
12. J. Torrellas, A. Tucker, and A. Gupta, "Evaluating the performance of cache-affinity scheduling in shared-memory multiprocessors," JPDC, vol.24, no.2, pp. 139-151, 1995.
13. S. Subramaniam and D. L. Eager, "Affinity scheduling of unbalanced workloads," in SC, .1.994, pp. 214-226.
14. H. Shacham, E. jin Goh, N. Modadugu, B. Pfaff, and D. Boneh, "On the effectiveness of address-space randomization," in CCS, 2004, pp. 298-307.
15. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Einer, "Adaptive insertion policies for high performance caching, ISCA, 2007, pp. 381-391. (Pubitemid 47582119)
16. H. S. Lee and G. S. Tyson, "Region-based caching: an energy-delay efficient memory architecture for embedded processors," in CASES, 2000, pp. 120-127.
17. S. Park, H. woo Park, and S. Ha, "A novel technique to use scratch-pad memory for stack management," in DATE, 2007, pp. 1478-1483. (Pubitemid 47334172)
18. P. R. Panda, N. D. Dutt, and A. Nicolau, "On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems," ACM TODAES, vol, 5, no.3, pp. 682-704, July 2000.
19. C. McCurdy and C. Fischer, "A localizing directory coherence protocol," in. WMPI, 2004, pp. 23-29.
20. L. Hsu, R. Iyer, S. Makineni, S. Reinhardt, and D. Newell, "Exploring the cache design space for large scale CMPs," dasCMP, vol.33, no.4, pp. 24-33, 2005.
21. J. Chang and G. S. Sohi, "Cooperative caching for Chip Multiprocessors," in ISCA, 2006, pp. 264-276.
22. M. Zhang and K. Asanovic, "Victim replication: Maximizing capacity while hiding wire delay in tiled Chip Multiprocessors," in ISCA, 2005, pp. 336-345.
23. - "Victim migration: Dynamically adapting between private and shared CMP caches," in MIT Technical Report MIT-CSAIL-TR-2005-064, MIT-LCS-TR-.1006, 2005.
24. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saldi, and S. K. Reinhardt, "The M5 simulator: Modeling networked, systems," IEEE Micro, vol.26, no.4, 2006.
25. N. Corporation, "GeForce GTX 280 Specifications," 2008.
26. D- Tarjan, S. Thoziyoor, and N. P. Jouppi, "Cacti 4.0," HP Laboratories Palo Alto, Tech. Rep. HPL-2006-2086, 2006.
27. C. Kim, D. Burger, and S. W. Keckler, "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches," ASPLOS, vol.36, no.5, 2002.
28. A. Pullini, F. Angiollni, S. Murali, D. Atienza, G. D. Micheli, and L. Benini, "Bringing NoCs to 65 nm," IEEE Micro, vol.27, no.5, 2007.
29. J. P. Singh, W.-D. Weber, and A. Gupta, "SPLASH: Stanford parallel applications for shared memory," ISCA, vol.20, no.1, pp. 5-44, Mar. 1995.
30. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, and K. Skadron, "A performance study of general purpose applications on graphics processors using CUDA," JPDC, 2008.
31. R. Narayanan, B. Ozislkyilmaz, J. Zambreno, G. Memik, and A. Choudhary, "Minebench: A benchmark suite for data mining workloads," WC, pp. 182-188, Oct. 2006.
32. J. L. Hennessy and D. A. Patterson, Computer Architecture - A Quantitative Approach, 3rd ed. Morgan Kaufmann, 2003.
33. "Reference guide: R700 family instruction set architecture," http://developer.amd.com/gpu-assets/R700FamilyJnstnjction.Set-Architecture.pdf. 2009.
34. "NVIDIA compute PTX: Parallel thread execution," NVIDIA Corporation, 2007.
35. L. Dagum, "OpenMP: A proposed industry standard API for shared memory programming," citeseer.ist.psu.edu/476450.html.October 1997.
36. "NVIDIA CUDA compute unified device architecture programming guide," NVIDIA Corporation, 2007.