A new verification method for embedded system

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2009, Pages 193-200

  Thacker, Robert A ^a   Myers, Chris J ^a   Jones, Kevin ^a   Little, Scott R ^b  

^a UNIVERSITY OF UTAH   (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG SENSORS; CONTINUOUS VARIABLES; DIGITAL HARDWARE; FAULT-TOLERANT; HETEROGENEOUS COMPONENT; HYBRID PETRI NET; LOW LEVEL; MODELING FORMALISMS; VERIFICATION METHOD;

EMBEDDED SOFTWARE; PETRI NETS; SENSORS; VERIFICATION;

EMBEDDED SYSTEMS;

EID: 77950964827     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2009.5413154     Document Type: Conference Paper

References (15)

1. R. Alur, C. Courcoubetis, N. Halbwachs, T. A. Henzinger, P. H. Ho, X. Nicollin, A. Olivero, J. Sifakis, and S. Yovine. The algorithmic analysis of hybrid systems. Theoretical Computer Science, 138(1):3-34, 1995. Hybrid Systems.
2. R. Alur, C. Courcoubetis, T. A. Henzinger, and P.-H. Ho. Hybrid automata: An. algorithmic approach to the specification and verification of hybrid systems. In Robert L. Grossman, Anil. Nerodě, Anders P Ravn, and Hans Rischel, editors, Hybrid Systems, volume 736 of Lecture Notes in Computer Science, pages 209-229. Springer, 1992.
3. J. Bengtsson, K. G. Larsen, F. Larsson, P. Pettersson, and W. Yi. UPPAAL a Tool Suite for Automatic Verification of Real-Time Systems. In Proc. of Workshop on Verification and Control of Hybrid Systems III, number 1066 in Lecture Notes in Computer Science, pages 232-243. Springer-Verlag, October 1995.
4. R. David and H. Alia. On hybrid Petri nets. Discrete Event Dynamic Systems: Theory and Applications, 11(1-2):9-40, January 2001.
5. D. L. Dill. Timing assumptions and verification of finite-state concurrent systems. In Joseph Sifakis, editor, Proc. Automatic Verification Methods for Finite-State Systems, volume 407 of Lecture Notes in. Computer Science, pages 197-212. Springer, 1989.
6. V. D'Silva, D. Kroening, and G. Weissenbacher. A survey of automated techniques for formal, software verification. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 27(7):1165-1178, July 2008.
7. E. Eide and J. Regehr. Volatiles are miscompiled, and what to do about it. In EMSOFT '08: Proceedings of the 7th ACM international conference on Embedded software, pages 255-264, New York, NY, USA, 2008. ACM.
8. T. Hickey, Q. Ju, and M. H. Van Emden. Interval arithmetic: From principles to implementation. J. ACM, 48(5): 1038-1068, 2001.
9. M.S. Jaffe, N.G. Leveson, M.P.E. Heimdahl, and B.E. Melhart. Software requirements analysis for real-time process-control systems. IEEE Transactions on Software Engineering, 17(3):241-258, 1991.
10. S. Little, N. Seegmiller, D. Walter, C. Myers, and T. Yoneda. Verification of analog/mixed-signal circuits using labeled hybrid Petri, nets. In Proc. International Conference on Computer Aided Design (ICCAD), pages 275-282. IEEE Computer Society Press, 2006.
11. S. Little, D. Walter, and C. Myers. Analog/mixed-signal circuit verification using models generated from simulation traces. In Kedar S. Namjoshi, Tomohiro Yoneda, Teruo Higashino, and Yoshio Okamura, editors, Automated Technology for Verification and Analysis (ATVA), volume 4762 of Lecture Notes in Computer Science, pages 114-128. Springer, 2007.
12. S. R. Little. Efficient Modeling and Verification of Analog/MixedSignal Circuits Using Labeled Hybrid Petri Nets. PhD thesis, University of Utah, May 2008.
13. D. Walter, S. Little, C. Myers, N. Seegmiller, and T. Yoneda. Verification of analog/mixed-signal circuits using symbolic methods. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(12):2223-2235, 2008.
14. D. C. Walter. Verification of analog and mixed-signal circuits using symbolic methods. PhD thesis, University of Utah, May 2007.
15. David Walter, Scott Little, Nicholas Seegmiller, Chris J. Myers, and Tomohiro Yoneda. Symbolic model checking of analog/mixed-signal circuits. In Proc. of Asia and South Pacific Design Automation Conference (ASPDAC), pages 316-323, 2007.