|
Volumn , Issue , 2009, Pages 447-451
|
Alignment and overlay characterization for 3d integration and advanced packaging
|
Author keywords
[No Author keywords available]
|
Indexed keywords
3-D INTEGRATION;
ADVANCED PACKAGING;
ALIGNMENT SYSTEM;
ETCH PROCESS;
OVERLAY ACCURACY;
THROUGH SILICON VIAS;
WAFER LEVEL PACKAGING;
WAFER-THINNING PROCESS;
WLP PROCESS;
ALIGNMENT;
PACKAGING;
SILICON WAFERS;
THICK FILMS;
THREE DIMENSIONAL;
WAFER BONDING;
ELECTRONICS PACKAGING;
|
EID: 77950934816
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/EPTC.2009.5416504 Document Type: Conference Paper |
Times cited : (3)
|
References (8)
|