메뉴 건너뛰기




Volumn , Issue , 2009, Pages 447-451

Alignment and overlay characterization for 3d integration and advanced packaging

Author keywords

[No Author keywords available]

Indexed keywords

3-D INTEGRATION; ADVANCED PACKAGING; ALIGNMENT SYSTEM; ETCH PROCESS; OVERLAY ACCURACY; THROUGH SILICON VIAS; WAFER LEVEL PACKAGING; WAFER-THINNING PROCESS; WLP PROCESS;

EID: 77950934816     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EPTC.2009.5416504     Document Type: Conference Paper
Times cited : (3)

References (8)
  • 1
    • 49649102158 scopus 로고    scopus 로고
    • A Semiconductor Photolithography Overlay Analysis System Using Image Processing Approach
    • Yao Tsung Lin et al. " A Semiconductor Photolithography Overlay Analysis System Using Image Processing Approach", Ninth IEEE International Symposium on Multimedia Workshops 2007, pp. 63-69
    • Ninth IEEE International Symposium on Multimedia Workshops 2007 , pp. 63-69
    • Lin, Y.T.1
  • 2
    • 77950932467 scopus 로고    scopus 로고
    • 3D Integration for Integrated Circuits and Advanced Focal Planes
    • C. Keast et al. "3D Integration for Integrated Circuits and Advanced Focal Planes", MRS 2006 Fall Meeting November 28, 2006
    • MRS 2006 Fall Meeting November 28, 2006
    • Keast, C.1
  • 3
    • 0034548117 scopus 로고    scopus 로고
    • Backwafer optical lithography and wafer distortion in substrate transfer technologies
    • September
    • H. W. van Zeijl, et. al., "Backwafer optical lithography and wafer distortion in substrate transfer technologies", Proceedings of SPIE, Vol.4181, September 2000, pp. 200-207.
    • (2000) Proceedings of SPIE , vol.4181 , pp. 200-207
    • Van Zeijl, H.W.1
  • 4
    • 0012172569 scopus 로고    scopus 로고
    • Front - To Backwafer Overlay Accuracy in Substrate Transfer Technologies
    • The electrochemical society, May
    • H. W. van Zeijl, et. al., "Front - to Backwafer Overlay Accuracy in Substrate Transfer Technologies", Proceedings of the 1st international conference on semiconductor technology, The electrochemical society, Vol.2001-17, May 2001, pp 356-367
    • (2001) Proceedings of the 1st International Conference on Semiconductor Technology , vol.2001 , Issue.17 , pp. 356-367
    • Van Zeijl, H.W.1
  • 5
    • 33646072802 scopus 로고    scopus 로고
    • Front- to back-side overlay optimization after wafer bonding for 3D integration
    • L. Marnier et. al. "Front- to back-side overlay optimization after wafer bonding for 3D integration", Micro electr. Eng., vol.83 (2006) p. 1229-1232
    • (2006) Micro Electr. Eng. , vol.83 , pp. 1229-1232
    • Marnier, L.1
  • 7
    • 8844220611 scopus 로고    scopus 로고
    • Characterization Waferstepper and Process Related Front- to Backwafer Overlay Errors in Bulk Micro Machining using Electrical Overlay Test Structures
    • April
    • H.W. van Zeijl, et. al., "Characterization Waferstepper and Process Related Front- to Backwafer Overlay Errors in Bulk Micro Machining using Electrical Overlay Test Structures", Proc. SPIE, MEMS, MOEMS and Micromachining, Vol.5455, April 2004
    • (2004) Proc. SPIE, MEMS, MOEMS and Micromachining , vol.5455
    • Van Zeijl, H.W.1
  • 8
    • 50149089619 scopus 로고    scopus 로고
    • Design and characterization of a novel icp plasma tool for high speed and high accuracy drie processing
    • N. Launay, et. al., "Design and characterization of a novel icp plasma tool for high speed and high accuracy drie processing", Proc. IEEE MEMS 2008, Tucson, Arizona, USA, Jan 13-17, 2008, pp.311-314
    • Proc. IEEE MEMS 2008, Tucson, Arizona, USA, Jan 13-17, 2008 , pp. 311-314
    • Launay, N.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.