Conic section function neural network circuitry for offline signature recognition

IEEE Transactions on Neural Networks

Volumn 21, Issue 4, 2010, Pages 667-672

  Erkmen, Burcu ^a   Kahraman, Nihan ^a   Vural, Revna Acar ^a   Yildirim, Tulay ^a  

^a YILDIZ TECHNICAL UNIVERSITY   (Turkey)

Author keywords

Chip in the loop learning technique; Conic section function neural networks; Mixed mode integrated circuit design; Offline signature recognition

Indexed keywords

CONIC SECTION FUNCTION NEURAL NETWORKS; CONIC SECTIONS; INTEGRATED CIRCUIT DESIGNS; LEARNING TECHNIQUES; MIXED MODE; MIXED-MODE INTEGRATED CIRCUIT DESIGN; OFFLINE SIGNATURES;

INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; LEARNING ALGORITHMS; PATTERN RECOGNITION SYSTEMS; PRINTED CIRCUIT DESIGN; RADIAL BASIS FUNCTION NETWORKS;

NEURAL NETWORKS;

ALGORITHM; ARTICLE; ARTIFICIAL NEURAL NETWORK; AUTOMATED PATTERN RECOGNITION; COMPUTER SIMULATION; CYTOLOGY; DATA BASE; HUMAN; INSTRUMENTATION; METHODOLOGY; NERVE CELL; NERVE CELL NETWORK; NONLINEAR SYSTEM; PHYSIOLOGY;

ALGORITHMS; COMPUTER SIMULATION; DATABASE MANAGEMENT SYSTEMS; HUMANS; NERVE NET; NEURAL NETWORKS (COMPUTER); NEURONS; NONLINEAR DYNAMICS; PATTERN RECOGNITION, AUTOMATED;

EID: 77950862657     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2010.2040751     Document Type: Article

References (33)

1. K. R. Radhika, M. K. Venkatesha, and G. N. Sekhar, "Pattern recognition techniques in off-line hand written signature verification-A survey," Proc. World Acad. Sci. Eng. Technol., vol.36, pp. 905-911, Dec. 2008.
2. C. C. Tappert, C. Y. Suen, and T. Wakahara, "The state of the art in on-line handwriting recognition," IEEE Trans. Pattern Anal. Mach. Intell., vol.12, no.8, pp. 787-807, Aug. 1990.
3. N. S. Kamel, S. Sayeed, and G. A. Ellis, "Glove-based approach to online signature verification," IEEE Trans. Pattern Anal. Mach. Intell., vol.30, no.6, pp. 1109-1113, Jun. 2008.
4. D. Bhattacharyya, S. K. Bandyopadhyay, P.. Das, D. Ganguly, and S. Mukherjee, "Statistical approach for offline handwritten signature verification," J. Comput. Sci., vol.4, no.3, pp. 181-185, 2008.
5. J. Droughord, R. Plamondon, and M. Godbout, "A neural network approach to off-line signature verification using directional PDF," Pattern Recognit., vol.29, no.3, pp. 415-424, 1996.
6. H. Baltzakis and N. Papamarkos, "A new signature verification technique based on a two-stage neural network classifier," Eng. Appl. Artif. Intell., vol.14, no.1, pp. 95-103, 2001.
7. M. A. Ferrer, J. B. Alonso, and C. M. Travieso, "Offline geometric parameters for automatic signature verification using fixed-point arithmetic," IEEE Trans. Pattern Anal. Mach. Intell., vol.27, no.6, pp. 993-997, Jun. 2005.
8. G. Agam and S. Suresh, "Warping-based offline signature recognition," IEEE Trans. Inf. Forens. Security, vol.2, no.3, pt. 1, pp. 430-437, Sep. 2007.
9. M. Hanmandlu, M. H. M. Yusof, and V. K. Madasu, "Off-line signature verification and forgery detection using fuzzy modeling," Pattern Recognit., vol.38, no.3, pp. 341-356, Mar. 2005.
10. W. Hou, X. Ye, and K. Wang, "A survey of off-line signature verification," in Proc. Int. Conf. Intell. Mechatron. Autom., Aug. 2004, pp. 536-541.
11. M. A. Ismail and G. Samia, "Off-line Arabic signature recognition and verification," Pergoman Pattern Recognit., vol.33, pp. 1727-1740, 2000.
12. R. Bajaj and S. Chaudhury, "Signature verification using multiple neural classifiers," Pattern Recognit., vol.3, no.1, pp. 1-7, 1997.
13. R. Plamondon and S. N. Srihari, "Online and offline handwriting recognition: A comprehensive survey," IEEE Trans. Pattern Anal. Mach. Intell., vol.22, no.1, Jan. 2000.
14. M. Krid, A. Dammak, and D. S. Masmoudi, "FPGA implementation of programmable pulse mode neural network with on chip learning for signature application," in Proc. 13th IEEE Int. Conf. Electron. Circuits Syst., 2006, pp. 942-945.
15. B. J. Sheu and J. Choi, Neural Information Processing and VLSI. Norwell, MA: KluwerPublishers, 1995, pp. 3-16.
16. S. Cohen and N. Intrator, "Automatic model selection in a hybrid perceptron/radial network," in Multiple Classifier Systems, ser. Lecture Notes in Computer Science. Berlin, Germany: Springer-Verlag, 2001, vol.2096, pp. 440-454.
17. G. Dorffner, "Unified frameworks for MLP and RBFNS: Introducing conic section function networks," Cybern. Syst., vol.25, pp. 511-554, 1994.
18. C. Şenol and T. Yildirim, "Signature verification using conic section function neural network," in Lecture Notes in Computer Science. Berlin, Germany: Springer-Verlag, 2005, vol.3733, pp. 524-532.
19. T. Yildirim and J. S. Marsland, "An RBF/MLP hybrid neural network implemented in VLSI hardware," in Proc. Conf. Neural Netw. Their Appl., Marseilles, France, Dec. 1995, pp. 156-160.
20. H. Esmaelzadeh, H. Farshbaf, C. Lucas, and S. M. Fakhraie, "Digital implementation for conic section function networks," in Proc. 16th Int. Conf. Microelectron., Dec. 2004, pp. 564-567.
21. B. Erkmen and T.Yildirim, "VLSI implementation of general purposed conic section function neural network," in Proc. 5th Int. Conf. Electr. Electron. Eng., Bursa, Turkey, vol.2, pp. 80-84.
22. T. Yildirim, "Development of conic section function neural networks in software and analogue hardware," Ph.D. dissertation, Electr. Eng. Electron. Dept., Liverpool Univ., Liverpool, U.K., 1997.
23. L. Özyilmaz, "Developing of learning algorithm and investigating of the network performance and sensitivity for various problems in conic section function neural networks," Ph.D. dissertation, Electron. Commun. Eng. Dept., Yildiz Tech. Univ., Istanbul, Turkey, 2000.
24. B. Erkmen, "Mixed mode hardware realization of a general purposed artificial neural network" Ph.D. dissertation, Electr. Eng. Electron. Dept., Yildiz Tech. Univ., Istanbul, Turkey, 2007.
25. G. Cauwenberghs and M. A. Bayoumi, Learning on Silicon Adaptive VLSI Neural Systems. Norwell, MA: Kluwer, 1999, pp. 8-61.
26. B. Erkmen and Y. Yildirim, "CSFNN synapse and neuron design using current mode analog circuitry," in Lecture Notes in Artificial Intelligence, B. Apolloni, Ed. et al. Berlin, Germany: Springer-Verlag, 2007, vol.4692, pt. I, pp. 17-25.
27. S. M. Fakhraie and K. C. Smith, VLSI Compatible Implementations for Artificial Neural Networks. Norwell, MA: Kluwer, 1996, pp. 14-20.
28. G. Cairns and L. Tarassenko, "Learning with analogue VLSI MLPS. Microelectronics for neural networks and fuzzy systems," in Proc. 4th Int. Conf. Microelectron. Neural Netw. Fuzzy Syst., 1994, pp. 67-76.
29. B. Erkmen and T. Yildirim, "Obtaining decision boundaries of CSFNN neurons using current mode analog circuitry," in Proc. 18th Eur. Conf. Circuit Theory Design, Seville, Spain, Aug. 2007, pp. 807-810.
30. C. Gonzalez and P.Wintz, Digital Image Processing, 2nd ed. Boston, MA: Addison-Wesley, 1987.
31. S. Haykin, Neural Networks. A Comprehensive Foundation. New York: Macmillan, 1994, pp. 363-370.
32. I. T. Jolliffe, Principal Component Analysis, ser. Statistics, 2nd ed. New York: Springer-Verlag, 2002, pp. 28-28
33. B. Erkmen, N. Kahraman, R. A. Vural, and T. Yildirim, "CSFNN optimization of signature recognition problem for a special VLSINNchip," in Proc. 3rd Int. Symp. Commun. Control Signal Process., St. Julians, Malta, Mar. 2008, pp. 1082-1085.