A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection

Electrical Overstress/Electrostatic Discharge Symposium Proceedings

Volumn , Issue , 2004, Pages

  Li, Junjun ^a   Gauthier, Robert ^b   Rosenbaum, Elyse ^a  

^a University of Illinois at Urbana Champaign   (United States)

^b IBM RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC FEEDBACK; FEEDBACK TECHNIQUES; MOS-FET; ON-CHIP ESD PROTECTION; POWER CLAMPS; TIME CONSTANTS;

CLAMPING DEVICES; ELECTROSTATIC DEVICES; MOSFET DEVICES;

ELECTROSTATIC DISCHARGE;

EID: 77950856271     PISSN: 07395159     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EOSESD.2004.5272597     Document Type: Conference Paper

References (9)

1. R. Merrill and E. Issaq, "ESD Design methodology," Proc. EOS/ESD Symposium, pp. 233-237, 1993.
2. E. R. Worley, R. Gupta, B. Jones, R. Kjar, C. Nguyen and M. Tennyson, "Sub-micron Chip ESD Protection Schemes which Avoid Avalanching Junctions," Proc. EOS/ESD Symposium, pp. 13-20, 1995.
3. T. J. Maloney and W. Kan, "Stacked PMOS Clamps for High Voltage Power Supply Protection," Proc. EOS/ESD Symposium, pp. 70-77, 1999. (Pubitemid 32262406)
4. IBM, U.S. patent filed.
5. J. C. Smith and G. Boselli, "A MOSFET Power Supply Clamp with Feedback Enhanced Triggering for ESD protection in Advanced CMOS Technologies," Proc. EOS/ESD Symp., pp. 8-16, 2003.
6. S. S. Poon, T. J. Maloney, "New consideration for MOSFET power clamps," Proc. EOS/ESD Symp., pp. 1-5, 2002.
7. S-F. Huang, et al., "High performance 50 nm CMOS devices for microprocessor and embedded processor core applications," IEDM, pp. 237-240, 2001. (Pubitemid 34166725)
8. A. Salman, R. Gauthier, E. Wu, P. Riess, C. Putnam, M. Muhammad, M. Woo and D. Ioannou, "Electrostatic discharge induced oxide breakdown characterization in a 0.1μm CMOS technology," 40th Annual Reliability Physics Symposium Proceedings, pp. 170-174, 2002. (Pubitemid 34668939)
9. M. Stockinger, J. W. Miller, M. G. Khazhinsky, C. A. Torres, J. C. Weldon, B. D. Preble, M. J. Bayer, M. Akers, and V. G. Kamat, "Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies," in Proc. EOS/ESD Symp., pp. 17-26, 2003.