|
Volumn 2003-January, Issue , 2003, Pages 293-301
|
A VLSI architecture for advanced video coding motion estimation
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ARCHITECTURE;
COMPUTER ARCHITECTURE;
IMAGE CODING;
IMAGE COMPRESSION;
MOTION ANALYSIS;
MOTION PICTURE EXPERTS GROUP STANDARDS;
VIDEO SIGNAL PROCESSING;
ADVANCED VIDEO CODING;
HARDWARE ARCHITECTURE;
NUMBER OF CLOCK CYCLES;
PROCESSING ELEMENTS;
SUM OF ABSOLUTE DIFFERENCES COMPUTATIONS;
VARIABLE BLOCK SIZE;
VARIABLE BLOCK-SIZE MOTION ESTIMATION;
VLSI ARCHITECTURES;
MOTION ESTIMATION;
|
EID: 77950677777
PISSN: 10636862
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ASAP.2003.1212853 Document Type: Conference Paper |
Times cited : (33)
|
References (8)
|