CMOS 12 bits 50kS/s micropower SAR and dual-slope hybrid ADC

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2009, Pages 180-183

  Fang, Xiang ^a,b   Srinivasan, Vijay ^a,b   Wills, Jack ^a,b   Granacki, John ^a,b   LaCoss, Jeff ^a   Choma, John ^b  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b NONE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESSS; DISCRETE-TIME; FULLY DIFFERENTIAL; LOW POWER; LOW VOLTAGES; MICROELECTRONIC SYSTEMS; MICROPOWER; POWER CONSUMPTION; SAR ADC; SILICON DIE;

BIOMIMETICS; CMOS INTEGRATED CIRCUITS; DIES; MICROELECTRONICS;

MULTICARRIER MODULATION;

EID: 77950664021     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2009.5236122     Document Type: Conference Paper

References (9)

1. Michael D. Scott, Bernhard E. Boser, and Kristofer S.J. Pister, "An Ultralow-Energy ADC for Smart Dust," IEEE J. Solid-State Circuits, vol.38, pp.1123-1129, July 2003.
2. Jens Sauerbery, Doris Schmitt-Landsiedel, "A 0.5-V 1-uW Successive Approximation ADC", IEEE J. of Solid-State Circuits, vol. 38, No. 7, pp.1261-1265, July 2003.
3. H. Yu and K. Najafi, "Low-power Interface Circuits for Bio-Implantable Microsystems," IEEE ISSCC 2003 Dig. Tech. Papers, pp. 194, Feb. 2003.
4. G. Bonfini, A. S. Brogna, etc. "An ultra low-power switched opamp-based 10-B integrated ADC for Implantable Biomedical Application", IEEE Trans. On Circuits and Systems - I: Regular papers, vol. 51, No.1, pp.174-177, Jan. 2004.
5. R. H. Harrison, P. Watkins, etc. " A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording system," IEEE ISSCC 2006 Dig. Tech. Papers, pp. 554-555, Feb. 2006.
6. Naveen Verma and Anantha P. Chandrakasan," A 25uW 100kS/s 12b ADC for Wireless Micro-Sensor Application," ISSCC Dig. Tech Papers, pp. 222-223, Feb. 2006.
7. B. Murmann, "Limits on ADC Power Dissipation," in Analog Circuit Design, by M. Steyaert, A.H.M. Roermund, J.H. van Huijsing (eds.), Springer, 2006.
8. M. Pelgrom, et al., "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, May 1989.
9. Croon, J.A., Rosmeulen, M, etc. "An easy-to-use mismatch model for the MOS transistor," IEEE J. Solid-State Circuits, vol.37, pp.1056-1064, August 2002.