A self-scaling gate drive technique for efficiency improvement of DC-DC converters

IEEE International Symposium on Industrial Electronics

Volumn , Issue , 2009, Pages 1066-1070

  Liu, Pang Jung ^a   Chen, Yi Jan Emery ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

DRIVING VOLTAGES; EFFICIENCY IMPROVEMENT; GATE DRIVES; GATE DRIVING; LIGHT-LOAD EFFICIENCY; LINEAR FUNCTIONS; LINEAR MODEL; LOAD CURRENTS; POWER MOSFETS;

DC-DC CONVERTERS; ELECTRIC CONVERTERS;

INDUSTRIAL ELECTRONICS;

EID: 77950180899     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIE.2009.5213756     Document Type: Conference Paper

References (10)

1. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Low-voltage swing monolithic dc-dc conversion," IEEE Trans. Circuits Syst. II, vol. 51, pp. 241-248, May 2004.
2. H. Deng, et al., "Monolithically Integrated Boost Converter Based on 0.5-μm CMOS Process," IEEE Trans. Power Electron. vol. 20, pp. 628-638, May 2005.
3. P. Luo, Z. Li, et al., "Fuzzy pulse skip modulation mode in DC-DC converter," Power Electronics Congress, pp. 87-91, Oct. 2004 .
4. W. A. Tabisz, P.M. Gradzki, and F.C. Lee, "Zero-voltage-switched quasi-resonant buck and flyback converters-experimental results at 10 MHz," IEEE Trans. Power Electron. vol. 4, pp. 194-204, April 1989.
5. T. T. Song , N. Huang, A. Ioinovici, "A family of zero-voltage and zero-current-switching (ZYZCS) three-level DC-DC converters with secondary-assisted regenerative passive snubber," IEEE Trans. Circuits Syst. I, vol. 52, pp. 2473-2481 , Nov . 2005.
6. M. Mulligan, B. Broach, T. Lee, "A Constant-Frequency Method for Improving Light-Load Efficiency in Synchronous Buck Converters," IEEE Power Electronics Letters, pp. 24-29 , March 2005.
7. B. Arbetter, R. Erickson and D. Maksimovic, "DC-DC converter design for battery-operated systems," 26th Annual IEEE Power Electronics Specialists Conference, vol. 1, pp. 103-109, 1995.
8. R. Sodhi , S. S. Brown, D. Kinzer, "Integrated design environment for DC/DC converter FET optimization," in Proc. 11th International Symposium on Power Semiconductor Devices and ICs, pp. 241-244, May 1999.
9. R. Yuancheng et aI., "Analytical Loss Model of Power MOSFET," IEEE Trans. Power Electron. vol. 21, pp. 310-319, March 2006.
10. J. T. Mossoba, P. T. Krein, "Design and control of sensorless current mode DC-DC converters," in Proc. IEEE APEC, 2003, vol. 1, pp. 315-321.