A low latency high bandwidth network interface prototype for PC cluster

Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems

Volumn 2002-January, Issue , 2002, Pages 87-94

  Tanabe, N ^a   Hamada, Y ^b   Nakajo, H ^b   Imashiro, H ^c   Yamamoto, J ^c   Kudoh, T ^d   Amano, H ^e  

^a TOSHIBA CORPORATION   (Japan)

^b TOKYO UNIVERSITY OF AGRICULTURE AND TECHNOLOGY   (Japan)

^c HITACHI LTD   (Japan)

^d NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGY AIST   (Japan)

^e KEIO UNIVERSITY   (Japan)

Author keywords

Agriculture; Bandwidth; Costs; Degradation; Delay; Network interfaces; Optical fiber communication; Personal communication networks; Prototypes; Trademarks

Indexed keywords

AGRICULTURE; BANDWIDTH; COMPUTER ARCHITECTURE; COSTS; DEGRADATION; INTERFACES (COMPUTER); IODINE; NETWORK ARCHITECTURE; OPTICAL COMMUNICATION; OPTICAL FIBERS; PERSONAL COMMUNICATION SYSTEMS; SYSTEM BUSES; TELECOMMUNICATION NETWORKS; TRADEMARKS;

COMMUNICATION PERFORMANCE; DELAY; ELECTRICAL NETWORKS; EXPERIMENTAL EVALUATION; HIGH PERFORMANCE NETWORKS; HIGH-BANDWIDTH NETWORKS; NETWORK INTERFACE CONTROLLERS; PROTOTYPES;

OPTICAL FIBER COMMUNICATION;

EID: 77949648005     PISSN: 15373223     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWIA.2002.1035022     Document Type: Conference Paper

References (20)

1. Myricom Corp. http://www.myri.com/
2. Dolphin Corp. "PCI SCI-64 Adapter Card" http://www.dolphinics.no/dics-pci-sci64.htm
3. Dolphin Corp. "PCI-SCI Adapter Card D320/D321 Functional Overview", Part no.:D1950-10299(Nov.1999)
4. InfiniBand Trade Association, http://www.sysio.org/
5. N. Tanabe, J. Yamamoto, T. Kudoh "MEMnet : Network interface attached on memory slot", In IPSJ SIG Notes 99-ARC-134 (SWoPP'99), pp.73-78 (1999) (In Japanese)
6. N. Tanabe, J. Yamamoto, H. Nishi, T. Kudoh, Y. Hamada, H. Nakajo, H. Amano "MEMOnet : Network interface plugged into a memory slot", IEEE International Conference on Cluster Computing (CLUSTER2000), pp.17-26 (Nov.2000)
7. N. Tanabe, J. Yamamoto, H. Nishi, T. Kudoh, Y. Hamada, H. Nakajo, H. Amano "On-the-fly sending: a low latency high bandwidth message transger mechanism", International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN2000) pp.186-193 (Dec. 2000)
8. N. Tanabe, J. Yamamoto, H. Nishi, T. Kudoh, Y. Hamada, H. Nakajo, H. Amano "Low Latency High Bandwidth Message Transfer Mechanisms for a network interface plugged into a memory slot", Cluster Computing Journal, Vol.5, No.1, pp.7-17 (Jan. 2002)
9. N. Tanabe, J. Yamamoto, T. Kudoh, H. Imashiro, T. Uejima, Y. Hamada, H. Nakajo, H. Amano "A prototype of high bandwidth low latency network interface plugged into a DIMM slot", International Conference on Advances in Infrastructure for Electronic Business, Science and Education on the Internet (SSGRR2001) (Aug. 2001) http://www.ssgrr.it/en/ssgrr2001/papers.htm
10. S.Nishimura, T.Kudoh, H.Nishi, J.Yamamoto, K.harasawa, N.Matsudaira, S.Akutsu, K.Tasho, and H.Amano "High-speed network switch RHiNET-2/SW and its implementation with optical interconnections", Synposium on High Performance Interconnects (HOT INTERCONNECTS 8), (2000)
11. R. Ueno, S.Inasawa, H.Nishi, T.Kudoh and H.Amano "Flow Control Method in high speed transfer using Optical Interconnect", In IPSJ SIG Notes 00-ARC-145, (2000.12) (In Japanese)
12. T. Yoshikawa, H. Matsuoka "Optical Interconnections for Parallel and Distributed Computing", Proceedings of the IEEE, Vol. 88, No. 6, 2000 pp.849-855, (Jun.2000)
13. K. Watanabe, J. Yamamoto, J. Tsuchiya, N. Tanabe, H. Nishi, T. Kudoh and H. Amano "Preliminary Evaluation of Martini: A Novel Network Interface Controller Chip for Cluster-based Parallel Processing", Twentieth IASTED International Conference Applied Informatics (AI 2002) (Feb. 2002)
14. T. Kudoh, S. Nishimura, J. Yamamoto, H. Nishi, O. Tatebe and H. Amano "RHiNET: A network for high performance parallel processing using locally distributed computers", IWIA'99 (Nov.1999)
15. Standard of Electronic Industries Association of Japan "Processor Enhanced Memory Module (PEMM) Standard for Processor Enhanced Memory Module Functional Specifications" EIAJ ED-5514 (Jul.1998)
16. O.Tatebe et al. "Design and implementation of FMPL, a fast message-passing library for remote memory operations", Proceedings of Conference on High Performance Networking and Computing (SC2001), (2001)
17. R. Minnich, D. Burns and F. Hady "The Memory Integrated Network Interface" IEEE Micro, Vol. 15, No. 1, (Feb.1995)
18. N. Tanabe : "Multi Processor System", Japan Patent Application Number PH02157491 (Jun.1990), Publication Number PH04048371 (Feb.1992) (In Japanese)
19. N. Tanabe et al. :"Base-m n-cube : High Performance Interconnection Networks for Highly Parallel Computer PRODIGY", Proc. of 1991 Int'l Conf. on Parallel Procesing (20th ICPP), pp.I509-516 (Aug.1991)
20. M. Fillo and R. B. Gillett "Architecture and Implementation of MEMORY CHANNEL 2 ", Digital Technical Journal, Vol.9(1), (1997)