Efficient drivers, receivers and repeaters for low power CMOS bus architectures

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 1999, Pages 789-794

  Rjoub, A ^a   Koufopavlou, O ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; INTEGRATED CIRCUIT INTERCONNECTS; LOW POWER ELECTRONICS;

BUS ARCHITECTURE; CMOS CIRCUITS; LOW POWER CMOS; LOW POWER VLSIS; POWER DELAY PRODUCT; PROCESS TECHNOLOGIES; SUPPLY VOLTAGES; SWING VOLTAGE;

VLSI CIRCUITS;

EID: 77949625515     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.1999.813227     Document Type: Conference Paper

References (11)

1. J. M. Rabaey, M. Pedram, "Low Power Design Methodologies", Kluwer Academic Publishers, Boston, 1996.
2. N. H. E. West, K. Eshraghian, "Principles of CMOS VLSI Design: A Systems Perspective", Addison-Wesley, 2nd edition, Reading, 1993.
3. G. Carlo Cardarilli, M. Salmeri, A. Salsano, O. Simonelli, "Low Voltage Swing Circuits for Low Dissipation Busses", in the proc. of IEEE International Symposium on Circuits and Systems, vol. Ill, pp.1868-1870, 1997.
4. Y. Nakagome, K. Itoh, M. Isoda, K. Takeuchi, M. Aoki, "Sub-l-V Swing Internal Bus Architecture for Future Low-Power ULSI's", IEEE Journal of Solid-State Circuits, vol. 28, pp. 414-419, April 1993.
5. M. Nekili, Y. Savaria, G. Bois, "A Fast Low-power for Logic Interconnections in VLSI Systems", in the proc. of IEEE International. Symposium on Circuits and Systems, vol. Ill, pp.343-346, 1994.
6. Bellaouar, I. S. Abu-Khater, and M. I. Elmasry, "Low-Power CMOS/BiCMOS Drivers and Receivers for on-Chip Interconnects", IEEE Journal of Solid-State Circuits, vol. 30, pp. 696-700, No. 6, June 1995.
7. H. Yamauchi, H. Akamatsu, T. Fujita, "An Asymptotically Zero Power Charge-recycling Bus Architecture for Battery-operated Ultrahigh Data Rate ULSI's", IEEE Journal of Solid-State Circuits, vol. 30, pp. 423-43l, April 1995.
8. E. D. Kyriakis-Bitzaros, S. Nikolaidis, "Design of Low Power CMOS Drivers Based on Charge Recycling", in the proc. of IEEE International Symposium on Circuits and Systems, vol. Ill, pp. 1924-1927, 1997.
9. A. Rjoub, S. Nikolaidis, O. Koufopavlou, T. Stouraitis: " A new efficient low power Bus architecture", in the proc. IEEE Int. Symposium on Circuits and Systems, vol. 3, pp. 1864-1867, June 1997.
10. S. M. Kang, "Accurate Simulation of Power Dissipation in VLSI Circuits", IEEE J. Solid State Circuits, vol. SC-21, no. 5, pp.889-891, Oct. 1986.
11. A. Rjoub, L. Bisdounis, O. Koufopavlou," Influence of the nMOS and pMOS Transistor Threshold Voltage on CMOS Circuits Power Dissipation", IEEE Int. Conference on Electronics, Circuits, & Systems, Vol. 2, pp. 545-549, 1997.