An OpenMP approach to modeling dynamic earthquake rupture along geometrically complex faults on CMP systems

Proceedings of the International Conference on Parallel Processing Workshops

Volumn , Issue , 2009, Pages 146-153

  Wu, Xingfu ^a   Duan, Benchun ^b   Taylor, Valerie ^a  

^a Texas AandM University   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSORS; CODE MODIFICATIONS; EARTHQUAKE RUPTURE; EARTHQUAKE SIMULATION; HIGH PERFORMANCE COMPUTING; IBM POWER5; ON CHIPS; OPTERON; OPTIMIZATION TECHNIQUES; PARALLEL SYSTEM; PERFORMANCE IMPROVEMENTS; SHARED ADDRESS SPACES;

EARTHQUAKES; PARALLEL PROGRAMMING;

NANOTECHNOLOGY;

EID: 77949504130     PISSN: 15302016     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPPW.2009.34     Document Type: Conference Paper

References (14)

1. B. Duan and D. D. Oglesby, Heterogeneous Fault Stresses From Previous Earthquakes and the Effect on Dynamics of Parallel Strike-slip Faults, J. Geophys. Res., 111, B05309, doi:10.1029/2005JB004138, 2006.
2. B. Duan and D. D. Oglesby, Nonuniform Prestress From Prior Earthquakes and the effect on Dynamics of Branched Fault Systems, J. Geophys. Res., 112, B05308, doi:10.1029/2006JB004443, 2007.
3. B. Duan and S. M. Day, Inelastic Strain Distribution and Seismic Radiation From Rupture of a Fault Kink, J. Geophys. Res., 113, B12311, doiL10.1029/2008JB 005847, 2008.
4. R. A. Harris, M. Barall, et al., The SCEC/USGS Dynamic Earthquake-rupture Code Verification Exercise, Seismol. Res. Letts., vol. 80, No. 1, 2009.
5. D. Hepkin, Guide to Multiple Page Size Support on AIX 5L Version 5.3, IBM, March 2006.
6. J. Levesque, J. Larkin, et al., Understanding and Mitigating Multicore Performance Issues on the AMD Opteron Architecture, LBNL-62500, March 7, 2007
7. H. Jin, M. Frumkin and J. Yan, The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance, NAS Technical Report NAS-99-011, October 1999.
8. K. Olukotun, L. Hammond, and J. Laudon, Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency, Morgan & Claypool Publishers, 2007.
9. OpenMP, http://openmp.org/wp/resources/
10. Ruud Van der Pas, OpenMP Tutorial and Getting OpenMP Up To Speed, the 4th International Workshop on OpenMP, May 2008.
11. Sun Studio 12 Fortran 95 compiler, Fortran User's Guide, http://developers.sun.com/ sunstudio/, May 2007.
12. The SCEC/USGS Spontanous Rupture Code Verification Project, http://scecdata.usc. edu/cvws.
13. Texas A&M University Supercomputer Facility Hydra, http://sc.tamu.edu/systems/ hydra.
14. Xingfu Wu, Valerie Taylor, Charles Lively and Sameh Sharkawi, Performance Analysis and Optimization of Parallel Scientific Applications on CMP Clusters, Scalable Computing: Practice and Experience, Vol. 10, No. 1, 2009.