An ILP formulation for application mapping onto Network-on-Chips

2009 International Conference on Application of Information and Communication Technologies, AICT 2009

Volumn , Issue , 2009, Pages

  Tosun, Suleyman ^a   Ozturk, Ozcan ^b   Ozen, Meltem ^a  

^a ANKARA UNIVERSITY   (Turkey)

^b BILKENT UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION MAPPING; BUS-BASED; COMMUNICATION METHOD; COMPUTATION TIME; ENERGY CONSUMPTION; ILP FORMULATION; INTEGER LINEAR PROGRAMMING; MESH ARCHITECTURE; NETWORK ON CHIP; NETWORK-ON-CHIPS; OPTIMAL RESULTS; SIGNAL INTEGRITY; SIGNAL PROPAGATION DELAYS; SYSTEM-ON-CHIP ARCHITECTURE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; INTEGER PROGRAMMING; LINEARIZATION; MAPPING; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS; ROUTERS; VLSI CIRCUITS;

COMMUNICATION;

EID: 77749309823     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICAICT.2009.5372524     Document Type: Conference Paper

References (12)

1. Visit http://www.itrs.net for ITRS 2007 edition.
2. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Proc. Design Automation Conference, Las Vegas, Nevada, USA, pp. 684-689, 2001.
3. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
4. Visit http://techresearch.intel.com/articles/Tera-Scale/1421.html for Tera-Scale Computing Research Program.
5. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, Freeman and Co., San Fransisco, CA, 1979.
6. S. Murali and G. De Micheli, "Bandwidth-Constrained Mapping of Cores onto NoC Architectures," Proc. DATE'04, vol.2, pp. 896-304, Feb. 2004, Paris, France.
7. K. Srinivasan and K. S. Chatha, "A technique for low energy mapping and routing in network-on-chip architectures," Proc. ISLPED'05, pp. 387-392, Aug. 2005, San Diego, California.
8. M. Janidarmian, A. Khademzadeh, and M. Tavanpour, "Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip," IEICE Electron. Express, vol. 6, no. 1, pp. 1-7, Jan., 2009.
9. F. Moein-darbari, A. Khademzade, and G. Gharooni-fard, "CGMAP: a new approach to Network-on-Chip mapping problem," IEICE Electron. Express, vol. 6, no. 1, pp. 27-34, Jan., 2009.
10. Visit http://www.dashoptimization.com for Xpress-MP.
11. Srinivasan, K., Chatha, K. S., and Konjevod, G. 2006. Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Trans. Very Large Scale Integr. Syst. 14, 4 (Apr. 2006), 407-420.
12. K.-C. Chang and T.-F. Chen, Low-power algorithm for automatic topology generation for application-specific networks on chips, IET Comput. Digit. Tech., 2008, Vol. 2, No. 3, pp. 239-249.