-
1
-
-
84938441442
-
A unity bit coding method by negative feedback
-
Inose, H., and Yasuda, Y.: 'A unity bit coding method by negative feedback', Proc. IEEE, 1963, 51, pp. 1524-1535
-
(1963)
Proc. IEEE
, vol.51
, pp. 1524-1535
-
-
Inose, H.1
Yasuda, Y.2
-
3
-
-
0019543409
-
Interpolation and decimations of digital signals - A tutorial review
-
Crochiere, R.E., and Rabiner, L.R.: 'Interpolation and decimations of digital signals - a tutorial review', Proc. IEEE, 1981, 69, pp. 300-331
-
(1981)
Proc. IEEE
, vol.69
, pp. 300-331
-
-
Crochiere, R.E.1
Rabiner, L.R.2
-
4
-
-
0043241744
-
Josephson voltage standards
-
Kohlmann, J., Berth, R., and Funck, T.: 'Josephson voltage standards', Sci. Meas. Technol., 2003, 14, pp. 1216-1228
-
(2003)
Sci. Meas. Technol.
, vol.14
, pp. 1216-1228
-
-
Kohlmann, J.1
Berth, R.2
Funck, T.3
-
6
-
-
0000115470
-
Josephson voltage standards
-
Hamilton, C.A.: 'Josephson voltage standards', Rev. Sci. Instrum., 2000, 71, pp. 311-324
-
(2000)
Rev. Sci. Instrum.
, vol.71
, pp. 311-324
-
-
Hamilton, C.A.1
-
7
-
-
0026116572
-
RSFQ logic/memory family: A new Josephson-junction technology for subterahertz-clock-frequency digital systems
-
Likharev, K.K., and Semenov, V.K.: 'RSFQ logic/memory family: a new Josephson-junction technology for subterahertz-clock-frequency digital systems', IEEE Trans. Appl. Supercond., 1991, 1, pp. 3-28
-
(1991)
IEEE Trans. Appl. Supercond.
, vol.1
, pp. 3-28
-
-
Likharev, K.K.1
Semenov, V.K.2
-
9
-
-
0022027157
-
A use of double integration in sigma-delta modulation
-
Candy, J.C.: 'A use of double integration in sigma-delta modulation', IEEE Trans. Commun., 1985, 33, pp. 249-258
-
(1985)
IEEE Trans. Commun.
, vol.33
, pp. 249-258
-
-
Candy, J.C.1
-
10
-
-
0019607802
-
The structure of quantisation noise for sigma-delta modulation
-
Candy J.C., and Benjamin, O.J.: 'The structure of quantisation noise for sigma-delta modulation', IEEE Trans. Commun., 1981, 29, pp. 1316-1323
-
(1981)
IEEE Trans. Commun.
, vol.29
, pp. 1316-1323
-
-
Candy, J.C.1
Benjamin, O.J.2
-
11
-
-
0024645333
-
A noise shaping coder topology for 15 + bit converters
-
Carley L.R.: 'A noise shaping coder topology for 15 + bit converters', IEEE J. Solid-State Circuits, 1989, 23, pp. 267-273
-
(1989)
IEEE J. Solid-State Circuits
, vol.23
, pp. 267-273
-
-
Carley, L.R.1
-
12
-
-
0024905058
-
Digitally corrected multi-bit Σ-Δ data converters
-
Portland, OR, 9-11 May
-
Cataltepe, T., Kramer, A.R., Larson, L.E., Temes, G.C., and Walden, R.H.: 'Digitally corrected multi-bit Σ-Δ data converters'. Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Portland, OR, 9-11 May, 1989, pp. 647-650
-
(1989)
Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)
, pp. 647-650
-
-
Cataltepe, T.1
Kramer, A.R.2
Larson, L.E.3
Temes, G.C.4
Walden, R.H.5
-
13
-
-
0022565284
-
Circuit and technology considerations for MOS delta-sigma A/D converters
-
San Jose, CA, 5-7 May
-
Hauser, M.W., and Brodersen, R.W.: 'Circuit and technology considerations for MOS delta-sigma A/D converters'. Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), San Jose, CA, 5-7 May, 1986, pp. 1310-1315
-
(1986)
Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)
, pp. 1310-1315
-
-
Hauser, M.W.1
Brodersen, R.W.2
-
14
-
-
0026998969
-
How to obtain maximum practical performance from state-of-the-art delta sigma analogue-to-digital converters
-
Lamay, J.L., and Bogard, H.T.: 'How to obtain maximum practical performance from state-of-the-art delta sigma analogue-to-digital converters', IEEE Trans. Instrum. Meas., 1992, 41, pp. 861-867
-
(1992)
IEEE Trans. Instrum. Meas.
, vol.41
, pp. 861-867
-
-
Lamay, J.L.1
Bogard, H.T.2
-
15
-
-
0023363236
-
An analysis of nonlinear behaviour in delta-sigma modulators
-
Ardalan, S.H., and Paulos, J.J.: 'An analysis of nonlinear behaviour in delta-sigma modulators', IEEE Trans. Circuits Sys., 1987, 34, pp. 593-603
-
(1987)
IEEE Trans. Circuits Sys.
, vol.34
, pp. 593-603
-
-
Ardalan, S.H.1
Paulos, J.J.2
-
16
-
-
0024124005
-
The design of sigma-delta modulation analogue-to-digital converters
-
Boser, B.E., and Wooley, B.A.: 'The design of sigma-delta modulation analogue-to-digital converters', IEEE J. Solid-State Circuits, 1988, 23, (6), pp. 1298-1308
-
(1988)
IEEE J. Solid-State Circuits
, vol.23
, Issue.6
, pp. 1298-1308
-
-
Boser, B.E.1
Wooley, B.A.2
-
18
-
-
0015651324
-
Analysis of quantisation error in the direct form of finite-impulse-response filters
-
Chan, D.S.K., and Rabiner, L.R.: 'Analysis of quantisation error in the direct form of finite-impulse-response filters', IEEE Trans. Audio Electroacoust., 1973, 21, pp. 354-366
-
(1973)
IEEE Trans. Audio Electroacoust.
, vol.21
, pp. 354-366
-
-
Chan, D.S.K.1
Rabiner, L.R.2
-
19
-
-
0022907085
-
A 12-bit sigma-delta analogue-to-digital converter with 15-MHz clock rate
-
Koch, R., Heise, B., Eckbauer, F., Engelhardt, E., Fisher, J.A., and Parzefall, F.: 'A 12-bit sigma-delta analogue-to-digital converter with 15-MHz clock rate', IEEE J. Solid-State Circuits, 1986, 21, pp. 1003-1010
-
(1986)
IEEE J. Solid-State Circuits
, vol.21
, pp. 1003-1010
-
-
Koch, R.1
Heise, B.2
Eckbauer, F.3
Engelhardt, E.4
Fisher, J.A.5
Parzefall, F.6
-
20
-
-
7744219602
-
An alternating voltage standard based on a PWM DAC
-
Wright, P.S., and Pickering, J.R.: 'An alternating voltage standard based on a PWM DAC', IEEE Trans. Instrum. Meas., 1999, 48, pp. 457-461
-
(1999)
IEEE Trans. Instrum. Meas.
, vol.48
, pp. 457-461
-
-
Wright, P.S.1
Pickering, J.R.2
|