REMiS: Run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2009, Pages 55-62

  Shafique, Muhammad ^a   Bauer, Lars ^a   Henkel, Jörg ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

Energy minimization; Leakage; Power gating; Reconfigurable computing; Run time adaptation; Special instruction

Indexed keywords

COMPREHENSIVE EVALUATION; DYNAMIC POWER; DYNAMICALLY RECONFIGURABLE PROCESSORS; ENERGY AWARE; ENERGY MINIMIZATION; ENERGY SAVING; H.264 ENCODERS; H.264 VIDEO ENCODER; INSTRUCTION SET; IS TECHNOLOGIES; LEAKAGE POWER; PERFORMANCE CONSTRAINTS; RECONFIGURABLE COMPUTING; RECONFIGURABLE FABRICS; RECONFIGURABLE PROCESSORS; RUNTIME ADAPTATION; RUNTIMES;

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; ENERGY CONSERVATION; MOTION ESTIMATION; OPTIMIZATION;

COMPUTER ARCHITECTURE;

EID: 76449104448     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. C. H. Ho, P. H. W. Leong, W. Luk, S. J. E. Wilton, "Rapid Estimation of Power Consumption for Hybrid FPGAs", FPL, pp. 227-232, 2008.
2. P. Zipf, et al., "A Power Estimation Model for an FPGA-Based Softcore Processor", FPL, pp. 171-176, 2007.
3. J. H. Anderson, F. N. Najm, "Power Estimation Techniques for FPGAs", IEEE TVLSI, vol. 12, no. 10, pp. 1015-1027, 2004.
4. K. K. W. Poon, S. J. E. Wilton, A. Yan, "A Detailed Power Model for Field-Programmable Gate Arrays", ACM Transaction on Design Automation of Electronic Systems, vol. 10, no. 2, pp. 279-302, 2005.
5. S. Choi, J-W Jang, S. Mohanty, V. K. Prasanna, "Domain-Specific Modeling for Rapid Energy Estimation of Reconfigurable Architectures", The Journal of Supercomputing, 26, pp. 256-281, 2003.
6. I. Kuon, J. Rose, "Measuring the Gap between FPGAs and ASICs", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203-215, 2007.
7. T. Tuan, et al., "A 90nm Low-Power FPGA for Battery-Powered Applications", ACM FPGA, pp. 3-11, 2006.
8. K. Compton, S. Hauck "Reconfigurable computing: a survey of systems and software", ACM Computing Surveys, vol. 34, pp. 171-210, 2002.
9. S. Vassiliadis et al. "The MOLEN polymorphic processor", IEEE Transaction on Computers, vol. 53, no. 11, pp. 1363-1375, 2004.
10. P. Schumacher, et al., "An Efficient JPEG2000 Encoder Implemented on a Platform FPGA", SPIE, vol. 5203, pp. 306-313, 2003.
11. H.264 Codec: http://iphome.hhi.de/suehring/tml/index.htm
12. L. Bauer, M. Shafique, S. Kramer, J. Henkel "RISPP: Rotating Instruction Set Processing Platform", DAC 2007, pp. 791-796.
13. L. Bauer, M. Shafique, J. Henkel, "A Computation- and Communication-Infrastructure for Modular Special Instructions in a Dynamically Reconfigurable Processor", FPL, pp. 203-208, 2008.
14. A. Gayasen, et al., "Reducing Leakage Energy in FPGAs using Region-Constrained Placement", ACM FPGA, pp. 51-58, 2004.
15. L. Cheng, P. Wong, F. Li, Y. Lin, Lei He, "Device and Architecture Co-Optimization for FPGA Power Reduction", DAC, pp. 915-920, 2005.
16. D. Brooks, et al., "Wattch: a framework for architectural-level power analysis and optimizations", ISCA, pp. 83-94, 2000.
17. A. H. Gholamipour, et al., "Energy-Aware Co-processor Selection for Embedded Processors on FPGAs", ICCD, pp. 158-163, 2007.
18. Y. Qu, et al., "Using Dynamic Voltage Scaling to Reduce the Configuration Energy of Run Time Reconfigurable Devices", DATE, pp. 1-6, 2007.
19. R. Lysecky, "Low-Power Warp Processors for Power Efficient High-Performance Embedded Systems", DATE, 2007.
20. T. Nishimura, et al., "Power Reduction Techniques for Dynamically Reconfigurable Processor Arrays", FPL, pp. 305-310, 2008.
21. J. Peddersen, S. Parameswaren, "Energy Driven Application Self-Adaptations at Run-Time", Journal of Computers, vol.3, no. 3, pp. 14-24, 2008.
22. M. Goraczko, et al., "Energy-Optimal Software Partitioning in Heterogeneous Multiprocessor Embedded Systems", DAC, pp. 191-196, 2008.
23. P-A. Hsiung, C-W. Liu, "Exploiting Hardware and Software Low Power Techniques for Energy Efficient Co-Scheduling in Dynamically reconfigurable Systems", FPL, pp. 165-170, 2007.
24. Xilinx Documentation: http://www.xilinx.com/support/documentation
25. XilinxPowerSolutions: www.xilinx.com/products/design-resources/power- central/
26. K. Atasu, et al., "Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints", DAC, pp. 256-26, 2003.
27. L. Bauer, M. Shafique, D. Teufel, J. Henkel, "A Self-Adaptive Extensible Embedded Processor", International Conference on Self-Adaptive and Self-Organizing Systems (SASO), pp. 344-347, 2007.