Power and energy perspectives of nonvolatile memory technologies

Proceedings of the IEEE

Volumn 98, Issue 2, 2010, Pages 283-298

  Derhacobian, Narbeh ^a   Hollmer, Shane C ^a   Gilbert, Nad ^b   Kozicki, Michael N ^c  

^a Adesto Technologies Corp   (United States)

^b Desert Microtechnology Associates Inc   (United States)

^c ARIZONA STATE UNIVERSITY   (United States)

Author keywords

Emerging memory; Flash memory; Nonvolatile memory; Resistive random access memory; Subthreshold CMOS; Ultralow energy CMOS; Ultralow power design

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER CIRCUITS; DIGITAL DEVICES; EMBEDDED SYSTEMS; ENERGY GAP; FLASH MEMORY; RANDOM ACCESS STORAGE; VOLTAGE SCALING;

EMERGING MEMORY; NON-VOLATILE MEMORY; RESISTIVE RANDOM ACCESS MEMORY; SUBTHRESHOLD CMOS; ULTRA LOW ENERGY; ULTRA-LOW POWER DESIGN;

NONVOLATILE STORAGE;

EID: 75649099362     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2009.2035147     Document Type: Article

References (44)

1. F. Akyildiz, W. Su, Y. Sankarasubramaniam, and E. Cayirci, "Wireless sensor networks: A survey, "Comput. Netw., vol.38, p. 393, 2002.
2. M. Gaynor et al., "Integrating wireless sensor networks with the grid, "IEEE Internet Comput., p. 32, Jul. 2003.
3. K. T. Le, "Zigbee system-on-chip (SoC) design, "High Frequency Electron., p. 16, Jan. 2006.
4. A. Neibel, Flash Memory Component ForecastV2008, Web-Feet Research, Inc., Oct. 2008.
5. P. Pavan, R. Bez, P. Olivo, and E. Zanoni, "Flash memory cellsVAn Overview, "Proc. IEEE, vol.85, p. 1248, 1997.
6. A. Ricadela, "Sensors everywhereVTiny, wireless sensors may be able to track anything, anytime, anywhere, "InformationWeek.com, Jan. 2005.
7. T. Starner, "Human-powered wearable computing, "IBM Sys. J., vol.35, p. 618, 1996.
8. H. Goronkin and Y. Yang, "High performance emerging solid state memories, "MRS Bull., p. 805, 2004.
9. G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "Overview of candidate device technologies for storage class memory, "IBM J. Res. Develop., vol. 52, p. 449, 2008.
10. G. Mueller, T. Happ, M. Kund, N. Gill Yong Lee Nagel, and R. Sezi, "Status and outlook of emerging nonvolatile memory technologies, "in IEDM Tech. Dig., 2004.
11. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to flash memory," Proc. IEEE, vol.91, p. 489, 2003.
12. S. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
13. C. Hu, "Lucky-electron model for channel hot-electron emission," in IEDM Tech. Dig., 1979, p. 22.
14. M. Lezlinger and E. H. Snow, "Fowler-Nordheim tunneling into thermally grown SiO2," J. Appl. Phys., vol.40, p. 278, 1969.
15. B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A novel localized trapping, 2 bit nonvolatile memory cell," IEEE Electron Device Lett., vol.21, p. 543, 2000.
16. G. Servalli, D. Brazzelli, E. Camerlenghi, G. Capetti, S. Costantini, C. Cupeta, D. De Simone, A. Ghetti, T. Ghilardi, and P. Gulli, "A 65 nm NOR flash technology with 0.042 jim cell size for high performance multilevel application," in IEDM Tech. Dig., 2005.
17. S. K. H. Fung, H. T. Huang, S. M. Cheng, K. L. Cheng, S. W. Wang, Y. P. Wang, Y. Y. Yao, C. M. Chu, S. J. Yang, W. J. Liang, Y. K. Leung, C. C. Wu, C. Y. Lin, S. J. Chang, S. Y. Wu, C. F. Nieh, C. C. Chen, T. L. Lee, Y. Jin, S. C. Chen, L. T. Lin, Y. H. Chiu, H. J. Tao, C. Y. Fu, S. M. Jang, K. F. Yu, C. H. Wang, T. C. Ong, Y. C. See, C. H. Diaz, M. S. Liang, and Y. C. Sun, "65 nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application," in IEDM Tech. Dig., 2004.
18. International Technology Roadmap for Semiconductors, 2007 PIDS Update.
19. J.-T. Wu and K.-L. Chang, "MOS charge pumps for low voltage operation, "IEEE J. Solid State Circuits, vol.33, p. 592, 1998.
20. T. Tanzawa and T. Tanaka, "A dynamic analysis of the Dickson charge pump circuit, "IEEE J. Solid State Circuits, vol.32, p. 1231, 1997.
21. K. Kim and J. Choi, "Future outlook of nand flash technology for 40 nm node and beyond, "in Proc. 21st Non-Volatile Semicond Memory Workshop, 2000, p. 9.
22. G. Atwood, "Future directions and challenges for ETOX flash memory scaling, "IEEE Trans. Device Mater. Rel., vol.4, p. 301, 2004.
23. Numonyx StrataFlash Embedded Memory (P30-65 nm) Datasheet.
24. International Technology Roadmap for Semiconductors, 2007 ERD Update.
25. S. Tehrani, "Status and outlook of MRAM memory technology, "in IEDM Tech. Dig., 2006.
26. S. Tehrani, J. M. Slaughter, M. Deherrera, B. N. Engel, N. D. Rizzo, J. Salter, M. Durlam, R. W. Dave, J. Janesky, B. Butcher, K. Smith, and G. Grynkewich, "Magnetoresistive random access memory using magnetic tunnel junctions, "Proc. IEEE, vol. 91, p. 703, 2003.
27. S. Ikeda, J. Hayakawa, F. Young Min Lee Matsukura, Y. Ohno, T. Hanyu, and H. Ohno, "Magnetic tunnel junctions for spintronic memories and beyond, "IEEE Trans. Electron Devices, vol.54, p. 991, 2007.
28. Everspin MR2A16A 16 Mb MRAM Datasheet.
29. [Online]. Available: www.everspin.com
30. T. Hayashi, Y. Igarashi, D. Inomata, T. Ichimori, T. Mitsuhashi, K. Ashikaga, T. Ito, M. Yoshimaru, M. Nagata, S. Mitarai, H. Godaiin, T. Nagahama, C. Isobe, H. Moriya, M. Shoji, Y. Ito, H. Kuroda, and M. Sasaki, "A novel stack capacitor cell for high density FeRAM compatible with CMOS logic, "in IEDM Tech. Dig., 2002.
31. Y. Horri, Y. Hikosaka, A. Itoh, K. Matsuura, M. Kurasawa, G. Komuro, K. Maruyama, T. Eshita, and S. Kashiwagi, "4 Mbit embedded FRAM for high performance system on chip (SoC) with large switching charge, reliable retention and high imprint resistance, "in IEDM Tech. Dig., 2002.
32. H. P. McAdams, R. Acklin, T. Blake, J. Xiao-Hong Du Eliason, J. Fong, W. F. Kraus, D. Liu, S. Madan, T. Moise, S. Natarajan, K. A. Ning Qian Yunchen Qiu Remack, J. Rodriguez, J. Roscher, A. Seshadri, and S. R. Summerfelt, "A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process, "IEEE J. Solid State Cir., vol.39, p. 667, 2004.
33. Fujitsu MB85R2002 2 Mb FeRAM Datasheet.
34. [Online]. Available: www.fujitsu.com
35. A. Sheikholeslami and P. G. Gulak, "A survey of circuit innovations in ferroelectric random-access memories, "Proc. IEEE, vol.88, p. 667, 2000.
36. S. Lai, "Current status of phase change memory and its future, "in IEDM Tech. Dig., 2003.
37. H. Horri, J. H. Yi, J. H. Park, Y. H. Ha, I. G. Baek, S. O. Park, Y. N. Hwang, S. H. Lee, Y. T. Kim, K. H. Lee, U-In Chung, and J. T. Moon, "A novel cell technology using N-doped GeSbTe films for phase change RAM, "in Symp. VLSI Techn. Tech. Dig., 2003.
38. S. Kang, W. Y. Cho, B.-H. Cho, K.-J. Lee, C.-S. Lee, H.-R. Oh, B.-G. Choi, Q. Wang, H.-J. Kim, M.-H. Park, Y. H. Ro, S. Kim, C.-D. Ha, K.-S. Kim, Y.-R. Kim, D.-E. Kim, C.-K. Kwak, H.-G. Byun, G. Jeong, H. Jeong, K. Kim, and Y. Shin, "A 0.1-um 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation, "IEEE J. Solid State Circuits, vol.42, p. 210, 2007.
39. J. H. Oh, J. H. Park, Y. S. Lim, H. S. Lim, Y. T. Oh, J. S. Kim, J. M. Shin, Y. J. Song, K. C. Ryoo, D. W. Lim, S. S. Park, J. I. Kim, J. H. Kim, J. Yu, F. Yeung, C. W. Jeong, J. H. Kong, D. H. Kang, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kinam, "Full integration of highly manufacturable 512 Mb PRAM based on 90 nm technology, "in IEDM Tech. Dig., 2006.
40. M. N. Kozicki and M. Mira Park Mitkova, "Nanoscale memory elements based on solid-state electrolytes, "IEEE Trans. Nanotechnol., vol.4, p. 331, 2006.
41. M. N. Kozicki, M. Balakrishnan, C. Gopalan, C. Ratnakumar, and M. Mitkova, "Programmable metallization cell memory based on Ag-Ge-S and Cu-Ge-S solid electrolytes, "in IEEE Non-Volatile Memory Technol. Symp. Tech. Dig., 2005, p. 89.
42. M. Kund, G. Beitel, C.-U. Pinnow, T. Rohr, J. Schumann, R. Symanczyk, K.-D. Ufert, and G. Muller, "Conductive bridging RAM (CBRAM): An emerging non-volatile memory technology scalable to sub 20 nm, "in IEDM Tech. Dig., 2005.
43. R. Symanczyk, R. Dittrich, J. Keller, M. Kund, G. Muller, B. Ruf, P.-H. Albarede, S. Bournat, L. Bouteille, and A. Duch, "Conductive bridging RAM development from single cells to 2 Mb arrays, "in IEEE Non-Volatile Memory Technol. Symp. Tech. Dig., 2007, p. 70.
44. R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redix-based resistive switching memoriesVNanoionic mechanisms, prospects, and challenges, "Adv. Mater., vol.21, p. 2632, 2009.