A fast feature extraction in object recognition using parallel processing on CPU and GPU

Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics

Volumn , Issue , 2009, Pages 3842-3847

  Kim, Junchul ^a   Park, Eunsoo ^a   Cui, Xuenan ^a   Kim, Hakil ^a   Gruver, William A ^b  

^a Inha University   (South Korea)

^b SIMON FRASER UNIVERSITY   (Canada)

Author keywords

CUDA; Extraction; Feature; OpenMP; Parallel processing; SIFT; SSE; SURF

Indexed keywords

APPLICATION FIELDS; AUTONOMOUS MOBILE ROBOT; DESCRIPTORS; DOMINANT ORIENTATION; KEYPOINTS; MULTI CORE; PARALLEL PROCESSING; REAL-TIME FEATURES; ROBUST PERFORMANCE; STREAMING SIMD EXTENSIONS;

COMPUTER APPLICATIONS; COMPUTER GRAPHICS EQUIPMENT; COMPUTER VISION; CYBERNETICS; OBJECT RECOGNITION; OPTIMIZATION; PARALLEL ALGORITHMS; PARALLEL PROGRAMMING; ROBOT PROGRAMMING;

FEATURE EXTRACTION;

EID: 74849130755     PISSN: 1062922X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSMC.2009.5346612     Document Type: Conference Paper

References (15)

1. S. Ullman, High-level Vision-Object Recognition and Visual Cognition. MIT Press, 2000.
2. D. G. Lowe, Distinctive image features from scale invariant keypoints, International Journal of Computer Vision, vol. 60, no. 2, 2004, pp91-110.
3. Y. Ke and R. Sukthankar, "PCA-SIFT: A more distinctive representation for local image descriptors," Proc. of the IEEE Conference on Computer Vision and Pattern Recognition, 2004, pp 511-517.
4. H. Bay, Y. Tuytelaars, and G. L. Van, "SURF: Speeded up robust features," Computer Vision and Image Understanding, vol. 110, 2008, pp 346-359.
5. S. Cagnoni, F. Bergenti, M. Mordonini and G. Adorni, "Evolving binary classifiers through Parallel computation of multiple fitness cases," IEEE Trans. on Systems, Man, and Cybernetics, Part B, vol. 35, no. 3, 2005.
6. K. Mikolajczyk, et al., "A comparison of affine region detectors," International Journal of Computer Vision, vol. 65, no. 1, 2005, pp 43-72.
7. K. Mikolajczyk and C. Schmid, "A performance evaluation of local descriptors," IEEE Trans. on Pattern Analysis and Machine Intelligence, 2005, pp 1615-1630.
8. C. H. Wu, S. J. Horng, "Run-length chain coding and scalable computation of a shape's moments using reconfigurable optical buses," IEEE Trans. on Systems, Man, and Cybernetics, Part B, vol. 34 (2), 2005.
9. R. Chandra, L. Dagum, D. Kohr, D. Maydan, J. McDonald, and R. Menon, Parallel Programming in OpenMP, Morgan Kaufmann, 2005.
10. C. Nicolescu and P. Jonker, "A data and task parallel image processing environment," Parallel Computing, vol. 28, 2005, pp 945-965.
11. Intel® 64 and IA-32 Architectures Software Developer's Manual, Intel Corporation, vol 2A,B, Instruction Set Reference., 2007, http://www.intel.com
12. S. Asadollah, B. Juurlink, and S. Vassiliadis, "Performance comparison of SIMD implementations of the discrete wavelet transform," Proc. of the 16th IEEE International Conference on Application-Specific Systems, Architecture Processors, 2005, pp 393-398.
13. NVIDIA CUDA, Programming Guide, v2.1, Oct.2008, http://www.nvidia.com/ object/cuda-home.html
14. J. D. Owens, D. Luebke, N. govindaraju, M. Harris, J. Kruuger, A.E. Lefohn and T. J. Purcell, " A Survey of General-Purpose Computation on Graphics Hardware," In Eurographics 2005, State of the Art Reports, 2005, pp. 21-51.
15. N. S. Sudipta, J.-M. Frahm, M. Pollefeys, and Y. Genc, "Feature tracking and matching in video using programmable graphics hardware," Machine Vision and Applications, 2007.