Computer based emulation of power electronics hardware

ECBS-EERC 2009 - 1st Eastern European Regional Conference on the Engineering of Computer-Based Systems: Setting New ECBS Frontiers.

Volumn , Issue , 2009, Pages 56-64

  Majstorović, Dušan ^a   Pele, Zoltan ^a   Kovačević, Aleksandar ^a   Čelanović, Nikola ^a  

^a UNIVERSITY OF NOVI SAD   (Serbia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; ELECTRONICS INDUSTRY; HARDWARE; POWER ELECTRONICS; SOFTWARE TESTING;

COMMERCIAL OF THE SHELVES; COMPUTATIONAL PLATFORMS; FPGA TECHNOLOGY; INDUSTRY STANDARDS; SAMPLING TIME; SUB-MICROSECOND;

COMPUTER HARDWARE;

EID: 74349100059     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECBS-EERC.2009.20     Document Type: Conference Paper

References (20)

1. G. G. Parma and V. Dinavahi, "Real-time digital hardware simulation of power electronics and drives," IEEE Transactions on Power Delivery, vol. 22, no. 2, April 2007, pp. 1235- 1246. (Pubitemid 46566736)
2. C. Dufour, V. Lapointe, J. Belanger, S. Ablurida, "Closed-Loop Control of Virtual FPGA-Coded Permanent Magnet Synchronous Motor Drives using a Rapidly Prototyped Controller," in Proc. 13th International Power Electronics and Motion Control Conference - EPE-PEMC, Poznan, Poland, 2008, pp. 10077-1083.
3. J. Belanger, V. Lapointe, C. Dufour, L. Schoen, "eMEGAsim: An Open High-Performance Distributed Real-Time Power Grid Simulator. Architecture and Specification," In Proc. International Conference on Power Systems - ICPS, Bangalore, India, 2007, pp.1-6.
4. R. Ruelland, G. Gateau, T. A. Meynard, and J. C. Hapiot, "Design of FPGA-based emulator for series multicell converters using co-simulation tools," IEEE Transactions on Power Electronics, January 2003., vol. 18, no. 1, pp. 455-463.
5. M. Harakawa, H. Yamasaki, T. Nagano, S. Abourida, C. Dufour, J. Belanger "Real-Time Simulation of a Complete PMSM Drive at 10 μs Time Step," in Proc. 5th International Power Electronics Conference (IPEC), Niigata, Japan, 2005., pp.1007-1010.
6. S. Abourida, C. Dufour, J. Belanger, G. Murere, N. Lechevin, Y. Biao, "Real-time PC-based simulator of electric systems and drives", Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC 2002), 2002., vol 1, pp. 433 - 438.
7. th International Conference on Power Systems Transients (IPST), Lyon, France, 2007.
8. Junqing Sun, Gregory Peterson, Olaf Storaasli, "Mapping Sparse Matrix-Vector Multiplication on FPGAs", Proceedings of the Third Annual Reconfigurable Systems Summer Institute (RSSI'07), Urbana, Illinois, USA, 2007.
9. Florent de Dinechin, Bogdan Pasca, Octavian Cret, Radu Tudoran, "An FPGA-specific approach to floating-point accumulation and sum-of-products", Field-Programmable Technology, 2008. FPT 2008. International Conference on, 2008., pp. 33-40.
10. Michael deLorimier, Andre deHon, "Floating-Point Sparse Matrix-Vector Multiply for FPGAs", Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA2005), February 20-22, 2005., pp. 75-85.
11. Ibrahim Ouda, Kai Schleupen, "IBM Research Report" 24596 (W0807-021), July 2, 2008., Electrical Engineering.
12. Gerhard Lienhart, Daniel Gembris, Reinhard Männer, "Perspectives for the Use of Field Programmable Gate Arrays for Finite Element Computations", Proceedings of the COMSOL Conference, Frankfurt, 2005.
13. DRC Computer Corp. http://www.drccomputer.com.
14. Nallatech Inc. http://www.nallatech.com.
15. MathWorks, http://www.mathworks.com.
16. XPC Target, www.mathworks.com/products/xpctarget.
17. Genetic Algorithm and Direct Search Toolbox, http://www.mathworks.com/ products/gads.
18. Intel Corporation, http://www.intel.com.
19. Nvidia Corporation, http://www.nvidia.com.
20. Xilinx Inc. http://www.xilinx.com.