Coarse-grain reconfigurable architectures - Taxonomy

IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings

Volumn , Issue , 2009, Pages 975-978

  Sima, Mihai ^a   McGuire, Michael ^a   Lamoureux, Julien ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COARSE-GRAIN RECONFIGURABLE; COARSE-GRAIN RECONFIGURABLE ARCHITECTURES; HARDWARE SUPPORTS; MULTIPLY-AND-ACCUMULATE; SHIFT-AND-ADD; WIRELESS COMMUNICATIONS;

COMPUTER HARDWARE; DIGITAL SIGNAL PROCESSING; SIGNAL PROCESSING; TAXONOMIES; WIRELESS TELECOMMUNICATION SYSTEMS;

RECONFIGURABLE HARDWARE;

EID: 74049163297     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACRIM.2009.5291237     Document Type: Conference Paper

References (19)

1. D. A. Buell and K. L. Pocek, "Custom Computing Machines: An Introduction," Journal of Supercomputing, vol. 9, no. 3, pp. 219-230, 1995.
2. S. A. Hauck, "The Roles of FPGA's in Reprogrammable Systems," Proceedings of the IEEE, vol. 86, no. 4, pp. 615-638, April 1998.
3. Xilinx Incorporated., "http://www.xilinx.com/," Xilinx Incorporated., 2100 Logic Drive, San Jose, CA 95124-3400, U.S.A. [Online]. Available: http://www.xilinx.com/
4. Altera Corporation., "http://www.altera.com/," Altera Corporation., 101 Innovation Drive, San Jose, CA 95134, U.S.A. [Online]. Available: http://www.altera.com/
5. C. Ebeling, D. C. Cronquist, and P. Franklin, "RaPiD - Reconfigurable Pipelined Datapath," in 6th International Workshop on Field Programmable Logic and Applications (FPL '96). Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, ser. LNCS, vol. 1142. Darmstadt, Germany: Springer-Verlag, September 1996, pp. 126-135.
6. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer, "PipeRench: A Coprocessor for Streaming Multimedia Acceleration," in The 26th International Symposium on Computer Architecture (ISCA 99). Atlanta, Georgia, May 1999, pp. 28-39.
7. D. Pulley and R. Baines, "Software Defined Baseband Processing for 3G Base Stations," in 4th International Conference on 3G Mobile Communication Technologies (3G 2003). London, U.K.: Institution of Electrical Engineers, London, U.K., June 2003, pp. 123-127.
8. E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," in 4th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), K. L. Pocek and J. M. Arnold, Eds. Napa Valley, California, April 1996, pp. 157-166.
9. I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA 01760, U.S.A.: A K Peters Ltd., 2001.
10. M. D. Ercegovac and T. Lang, Digital Arithmetic, 1st ed. San Francisco, California: Morgan Kaufmann, 2003.
11. J.-M. Muller, Elementary Functions: Algorithms and Implementation, 2nd ed. Cambridge, MA 02139, U.S.A.: Birkhäuser Boston, 2005.
12. P. Gigliotti, "Implementing Barrel Shifters Using Multipliers," Xilinx Corporation, San Jose, California, Application Note XAPP195, August 2004.
13. N. Bansal, S. Gupta, N. Dutt, and A. Nicolau, "Analysis of the Performance of Coarse-Grain Reconfigurable Architectures with Different Processing Element Configurations," in Workshop on Architecture Specific Processors (WASP 2003) Digest, San Diego, California, December 2003.
14. J. Mitchell, "Computer Multiplication and Division using Binary Logarithms," IEEE Transactions on Electronic Computers, pp. 512-517, 1962.
15. J.-A. Piñeiro, M. D. Ercegovac, and J. D. Bruguera, "HighRadix Logarithm with Selection by Rounding: Algorithm and Implementation," Journal of VLSI Signal Processing Systems, vol. 40, no. 1, pp. 109-123, May 2005.
16. J. R. Cavallaro and F. T. Luk, "CORDIC Arithmetic for an SVD Processor," Journal of Parallel and Distributed Computing, vol. 5, no. 3, pp. 271-290, June 1988.
17. M. Sima, M. McGuire, and S. Miller, "Reconfigurable Array for Transcendental Functions Calculation," in Proceedings of the IEEE International Conference on Field-Programmable Technology (ICFPT 2008), Taipei, Taiwan, December 2008, pp. 49-56.
18. D. C. Cronquist, C. Fisher, M. Figueroa, P. Franklin, and C. Ebeling, "Architecture Design of Reconfigurable Pipelined Datapaths," Advanced Research in VLSI, pp. 23-40, 1999.
19. H. Schmit, D. Whelihan, A. Tsai, M. Moe, B. Levine, and R. R. Taylor, "PipeRench: A Virtualized Programmable Datapath in 0.18 Micron Technology," in Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (CICC'02). Orlando, Florida, May 2002, pp. 63-66.