Parallelized computational electromagnetics TLM algorithms on NVIDIA graphics processing units

IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings

Volumn , Issue , 2009, Pages 814-819

  Rossi, Filippo ^a   So, Poman ^a  

^a UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL ELECTROMAGNETICS; COMPUTER GRAPHICS; LAPTOP COMPUTERS; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SIGNAL PROCESSING;

COMPUTING TECHNOLOGY; GRAPHICS PROCESSOR; MULTI-CORE PROCESSOR; NVIDIA GRAPHICS; PARALLEL COM- PUTING; PARALLEL PROCESSING; TRANSMISSION-LINE MATRIXES;

GRAPHICS PROCESSING UNIT;

EID: 74049144524     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACRIM.2009.5291264     Document Type: Conference Paper

References (20)

1. M. Macedonia, "The GPU Enters Computing's Mainstream", IEEE Computer, vol. 36, issue 10, pp.106 - 108, October 2003.
2. G. Shen, G. P. Gao, S. Li, H. Y. Shum and Y. Q. Zhang, "Accelerating Video Decoding Using GPU", IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, issue 5, pp. 685 - 693, May 2005.
3. J.Y. Hong and M.D. Wang, "High speed processing of biomedical images using programmable GPU", International Conference on Image Processing, vol. 4, pp. 2455 - 2458, vol. 4. October 24 - 27, 2004.
4. Y. Heng and L. Gu, "GPU-based Volume Rendering for Medical Image Visualization", 27th Annual International Conference on Engineering in Medicine and Biology, pp. 5145 - 5148, 2005.
5. O. Fialka and M. Cadik, "FFT and Convolution Performance in Image Filtering on GPU", IEEE Proceedings of the Information Visualization, pp. 609 - 614, July 05-07, 2006.
6. J.S. Meredith, S.R. Alam and J.S. Vetter, "Analysis of a Computational Biology Simulation Technique on Emerging Processing Architectures", IEEE International Symposium on Parallel and Distributed Processing, pp. 1 - 8, March 26-30, 2007.
7. S.E. Krakiwsky, L.E. Turner and M.M. Okoniewski, "Graphics Processor Unit Acceleration of Finite-Difference Time-Domain Algorithm", Proceedings of IEEE International Symposium on Circuits and Systems, vol.5, pp. V-265 - V268, May 23-26, 2004.
8. H. Takizawa, N. Yamada, S. Sakai, and H. Kobayashi, "Radiative Heat Transfer Simulation Using Programmable Graphics Hardware", 5th IEEE/ACIS International Conference on Computer and Information Science, pp. 29 - 37, July 10-12, 2006.
9. Z. Luo; H. Liu; X. Wu, "Artificial Neural Network Computation on Graphic Process Unit", Proceedings of IEEE International Joint Conference on Neural Networks, vol. 1, pp. 622 - 626, Jul. 31 to Aug. 4, 2005.
10. S. Harding, W. Banzhaf, "Fast Genetic Programming and Artificial Developmental Systems on GPUs", 21st International Symposium on High Performance Computing Systems and Applications, pp. 2, May 2007.
11. F. Zhe, Q. Feng, A. Kaufman and S. Yoakum-Stover, "GPU Cluster for High Performance Computing", Proceedings of the ACM/IEEE Conference on Supercomputing, pp. 47, 2004.
12. folding.stanford.edu/FAQ-ATI.html
13. F.V. Rossi and P.P.M. So, N. Fichtner and P. Russer, "Massively Parallel Two-Dimensional TLM Algorithm on Graphics Processing Units," IEEE International Microwave Symposium, pp.153-156, Atlanta, GA, June 2008.
14. Wolfgang J. R. Hoefer, "The Transmission-Line Matrix Method - Theory and Applications", IEEE Transactions on Microwave Theory and Techniques, vol. MTT-33. No. 10, pp.882-893, October 1995.
15. P. B. Johns, "A symmetrical condensed node for the TLM method," IEEE Transactions on Microwave Theory and Technique, vol-35, no. 4, pp. 370-377, April 1987.
16. NVIDIA CUDA: Compute Device Architecture Programming Guide, v2.0, NVIDIA Corporation, Santa Clara, CA, USA. 2008, p. 16.
17. NVIDIA CUDA: Compute Device Architecture Programming Guide, v2.0, NVIDIA Corporation, Santa Clara, CA, USA. 2008, p. 52.
18. Quadro FX5600 Product Info. www.nvidia.com. [Online] 2008. [Cited: 11 14 2008.], http://www.nvidia.com/object/quadro-fx-5600-4600.html.
19. ClusterInABox Quad (Q30) Product Info. www.acceleware.com. [Online] 2008. [Cited: 11 14 2008.], http://www.acceleware.com/default/index.cfm/our-products/ clusterinabox-quad.
20. OpenMP C and C++ Applications Program Interface. OpenMP Architecture Review Board, 03-2006.