Architecture and design of GE1, an FCCM for Golomb ruler derivation

Proceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998

Volumn 1998-April, Issue , 1998, Pages 48-56

  Dollas, Apostolos ^a   Sotiriades, Euripides ^a   Emmanouelides, Apostolos ^a  

^a TECHNICAL UNIVERSITY OF CRETE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; INTEGRATED CIRCUIT DESIGN;

CONTROL PATH; COST-PERFORMANCE RATIO; DATA PATHS; FUNCTIONAL CORRECTNESS; GOLOMB RULER;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 74049132001     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.1998.707880     Document Type: Conference Paper

References (14)

1. Gary S. Bloom and Solomon W. Golomb. Applications of Numbered Unidirected Graphs. Proceedings of the IEEE, 65:562-570, April 1977.
2. B. Box and J. Nieznanski. Common Processor Element Packaging for CHAMP. In Proceedings, IEEE Workshop
3. on FPGAs for Custom Computing Machines, pages 39- 44. IEEE Computer Society Press, 1995.
4. A. K. Dewdney. Computer Recreations. Scientific American, pages 16-26, December 1985.
5. A. K. Dewdney. Computer Recreations. Scientific American, pages 14-21, March 1986.
6. A. Dollas, W. Rankin, and D. McCracken. New Algorithms for Golomb Ruler Evaluation and the Proof of the 19-Mark Ruler. IEEE Transactions on Information Theory, January 1998.
7. A. Dollas, B. Ward, and J. D. S. Babcock. FPGA Based Low Cost Generic Reusable Module for the Rapid Prototyping of Subsystems. In R. W. Hartenstein and M. Z. Servit, editors, Proceedings, The Forth International Workshop on Field Programmable Logic and Applications, FPL '94, pages 259-270. Springer-Verlag, 1994.
8. M. Gardner. Mathematical Games. Scientific American, 226:108-112, March 1972.
9. Extensive private communication in 1997 and 1998 via email with M. Garry and D. Vanderschel regarding the search for Golomb rulers 20 and 21 through their WWW site http://members.aol.com/golomb20/index.html.
10. L. H. House. Programming FPGA Based Custom Computing Engines in VHDL to Solve Computationally Intensive Problems. MS Thesis, Department of Electrical Engineering, Duke University, 1993.
11. J. Carrera, E. Martinez, S. Fernadez, and M. Chaus. Architecture of a FPGA-based Coprocessor: the PAR-1. In Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, pages 20-29. IEEE Computer Society Press, 1995.
12. W. T. Rankin. Optimal Golomb Rulers: An Exhaustive Parallel Search Implementation. MS Thesis, Department of Electrical Engineering, Duke University, 1993.
13. E. M. Reingold, J. Nievergelt, and N. Deo. Combinational Algorithms: Theory and Practice. Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1977.
14. J. P. Robinson. Optimal Golomb Rulers. IEEE Transactions on Computers, C-28:943-944, December 1979.