-
1
-
-
0037480686
-
An ultralow-energy adc for smart dust
-
M. Scott, B. Boser, and K. Pister, "An ultralow-energy adc for smart dust," IEEE J. Solid-State Circuits, vol.38, no.7, pp. 1123-1129, 2003.
-
(2003)
IEEE J. Solid-State Circuits
, vol.38
, Issue.7
, pp. 1123-1129
-
-
Scott, M.1
Boser, B.2
Pister, K.3
-
3
-
-
49549113634
-
A 9.4-enob 1v 3.8w 100ks/s sar adc with time-domain comparator
-
A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, "A 9.4-enob 1v 3.8w 100ks/s sar adc with time-domain comparator," in Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2008, 2008, pp. 246-610.
-
(2008)
Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2008
, pp. 246-610
-
-
Agnes, A.1
Bonizzoni, E.2
Malcovati, P.3
Maloberti, F.4
-
4
-
-
49549109409
-
A 1.9w 4.4fj/conversion-step 10b lms/s chargeredistribution adc
-
M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, "A 1.9w 4.4fj/conversion-step 10b lms/s chargeredistribution adc," in Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2008, 2008, pp. 244-610.
-
(2008)
Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2008
, pp. 244-610
-
-
Van Elzakker, M.1
Van Tuijl, E.2
Geraedts, P.3
Schinkel, D.4
Klumperink, E.5
Nauta, B.6
-
5
-
-
0016620207
-
All-mos charge redistribution analog-to-digital conversion techniques, i
-
J. McCreary and P. Gray, "All-mos charge redistribution analog-to-digital conversion techniques, i," IEEE J. Solid-State Circuits, vol.10, no.6, pp. 371-379, 1975.
-
(1975)
IEEE J. Solid-State Circuits
, vol.10
, Issue.6
, pp. 371-379
-
-
McCreary, J.1
Gray, P.2
-
6
-
-
34548852188
-
A double-tail latch-type voltage sense amplifier with 18ps setup+hold time
-
D. Schinkel, E. Mensink, E. Kiumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps setup+hold time," in Proc. Digest of Technical Papers. IEEE International Solid State Circuits Conference ISSCC 2007, 2007, pp. 314-605.
-
(2007)
Proc. Digest of Technical Papers. IEEE International Solid State Circuits Conference ISSCC 2007
, pp. 314-605
-
-
Schinkel, D.1
Mensink, E.2
Kiumperink, E.3
Van Tuijl, E.4
Nauta, B.5
-
7
-
-
43549086848
-
New dynamic threshold mos structures for low-energy true-single-phase- clocking circuits
-
K. Wu, S. Jia, Z. Chen, and X. Gan, "New dynamic threshold mos structures for low-energy true-single-phase-clocking circuits," in Proc. IEEE Conference on Electron Devices and Solid-State Circuits, 2005, pp. 427-430.
-
(2005)
Proc. IEEE Conference on Electron Devices and Solid-State Circuits
, pp. 427-430
-
-
Wu, K.1
Jia, S.2
Chen, Z.3
Gan, X.4
-
8
-
-
57649165792
-
Integrating clock gating and power gating for combined dynamic and leakage power optimization in digital cmos circuits
-
3-5 Sept.
-
E. Macii, L. Bolzani, A. Calimera, A. Macii, and M. Poncino, "Integrating clock gating and power gating for combined dynamic and leakage power optimization in digital cmos circuits," in Proc. 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools DSD '08, 3-5 Sept. 2008, pp. 298-303.
-
(2008)
Proc. 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools DSD '08
, pp. 298-303
-
-
Macii, E.1
Bolzani, L.2
Calimera, A.3
Macii, A.4
Poncino, M.5
-
9
-
-
58849095111
-
Ultra lowpower clocking scheme using energy recovery and clock gating
-
Jan
-
H. Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, "Ultra lowpower clocking scheme using energy recovery and clock gating," IEEE Trans. VLSI Syst., vol.17, no.1, pp. 33-44, Jan. 2009.
-
(2009)
IEEE Trans. VLSI Syst.
, vol.17
, Issue.1
, pp. 33-44
-
-
Mahmoodi, H.1
Tirumalashetty, V.2
Cooke, M.3
Roy, K.4
-
10
-
-
0028728397
-
Low-power digital systems based on adiabatic-switching principles
-
W. Athas, L. Svensson, J. Koller, N. Tzartzanis, and E. Ying-Chin Chou, "Low-power digital systems based on adiabatic-switching principles," IEEE Trans. VLSI Syst., vol.2, no.4, pp. 398-407, 1994.
-
(1994)
IEEE Trans. VLSI Syst.
, vol.2
, Issue.4
, pp. 398-407
-
-
Athas, W.1
Svensson, L.2
Koller, J.3
Tzartzanis, N.4
Ying-Chin Chou, E.5
-
12
-
-
0035394088
-
Mutual, compensation of mobility and threshold voltage temperature effects with applications in cmos circuits
-
July
-
I. Filanovsky and A. Allam, "Mutual, compensation of mobility and threshold voltage temperature effects with applications in cmos circuits," IEEE Trans. Circuits Syst. I, vol.48, no.7, pp. 876-884, July 2001.
-
(2001)
IEEE Trans. Circuits Syst. i
, vol.48
, Issue.7
, pp. 876-884
-
-
Filanovsky, I.1
Allam, A.2
-
15
-
-
70350643868
-
A prototype rfid humidity sensor for built environment monitoring
-
21-22 Dec.
-
Y. Jia, H. Michael, Q. Fu, and N. A. Gay, "A prototype rfid humidity sensor for built environment monitoring," in Proc. and 2008 International Workshop on Geoscience and Remote Sensing Education Technology and Training ETT and GRS 2008. International Workshop on, vol.2, 21-22 Dec. 2008, pp. 496-499.
-
(2008)
Proc. and 2008 International Workshop on Geoscience and Remote Sensing Education Technology and Training ETT and GRS 2008. International Workshop on
, vol.2
, pp. 496-499
-
-
Jia, Y.1
Michael, H.2
Fu, Q.3
Gay, N.A.4
-
16
-
-
26844460048
-
On the optimization of ultra low power front-end interfaces for capacitive sensors
-
W. Bracke, P. Merkena, R. Puersb, and C. V. Hoof, "On the optimization of ultra low power front-end interfaces for capacitive sensors," Sensors and Actuators, vol.117, pp. 273-285, 2005.
-
(2005)
Sensors and Actuators
, vol.117
, pp. 273-285
-
-
Bracke, W.1
Merkena, P.2
Puersb, R.3
Hoof, C.V.4
-
17
-
-
73649084654
-
Radio-frequency identity protocols - Class-1 generation-2 rfid v1.2.0
-
EPCglobal, Mar.
-
EPCglobal, "Radio-frequency identity protocols - class-1 generation-2 rfid v1.2.0," EPCglobal Standard, EPCglobal Inc., Mar. 2007, http://www.epcglobalinc.org.
-
(2007)
EPCglobal Standard, EPCglobal Inc.
-
-
|