Composite confidence estimators for enhanced speculation control

Proceedings - Symposium on Computer Architecture and High Performance Computing

Volumn , Issue , 2009, Pages 161-168

  Jiménez, Daniel A ^a  

^a University of Texas at San Antonio   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL TECHNIQUES; ENERGY REDUCTION; PIPELINE GATINGS;

COMPUTER ARCHITECTURE; COMPUTERS; PIPELINES;

ESTIMATION;

EID: 73649147419     PISSN: 15506533     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBAC-PAD.2009.17     Document Type: Conference Paper

References (22)

1. D. Grunwald and S. Manne, "Pipeline gating: Speculation control for energy reduction," in Proceedings of the 25th Annual International Symposium on Computer Architecture, June 27-July 1 1998.
2. T.-Y. Yeh and Y. N. Patt, "Two-level adaptive branch prediction," in Proceedings of the 24th ACM/IEEE International Symposium on Microarchitecture, November 1991, pp. 51-61.
3. E. Jacobsen, E. Rotenberg, and J. E. Smith, "Assigning confidence to conditional branch predictions," in Proceedings of the 29th Annual International Symposium on Microarchitecture, December 1996, pp. 142-152.
4. D. Grunwald, A. Klauser, S. Manne, and A. Pleszkun, "Confidence estimation for speculation control," in Proceedings of the 25th Annual International Symposium on Computer Architecture, June 27-July 1 1998, pp. 122-131.
5. A. Klauser, S. Manne, and D. Grunwald, "Selective branch inversion: Confidence estimation for branch predictors," International Journal of Parallel Programming, vol. 29, no. 1, pp. 81-110, February 2001.
6. H. Vandierendonck and A. Seznec, "Fetch gating control through speculative instruction window weighting," in 2007 International Conference on High Performance Embedded Architectures and Compilers (HiPEAC 2007), 2007, pp. 120-135.
7. A. Baniasadi and A. Moshovos, "Instruction flow-based frontend throttling for power-aware high-performance processors," in International Symposium on Low Power Electronics and Design (ISPLED), August 2001.
8. M. H. Lipasti, C. B. Wilderson, and J. P. Shen, "Value locality and load value prediction," in Proceedings of the 7th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOSVII), October 1996.
9. M. Burtscher and B. G. Zorn, "Prediction outcome history-based confidence estimation for load value prediction," Journal of Instruction-Level Parallelism, vol. 1, May 1999.
10. M. Black and M. Franklin, "Neural confidence estimation for more accurate value prediction," Lecture Notes in Computer Science: High Performance Computing - HiPC 2005, vol. 3769/2005, pp. 376-385, 2006.
11. A. K. Uht and V. Sindagi, "Disjoint eager execution: An optimal form of speculative execution," in Proceedings of the 28th Annual International Symposium on Microarchitecture, December 1995.
12. A. Klauser, A. Paithankar, and D. Grunwald, "Selective eager execution on the polypath architecture," in Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998.
13. M. Farrens, T. Heil, J. E. Smith, and G. Tyson, "Restricted dual path execution," Computer Science Department, University of California, Davis, Tech. Rep. CSE-97-18, November 1997.
14. K. Tumer and J. Ghosh, "Error correlation and error reduction in ensemble classifiers," Connection Science, Special issue on combining artificial neural networks: ensemble approaches, vol. 8, no. 3,4, December 1996.
15. R. E. Kessler, "The Alpha 21264 microprocessor," IEEE Micro, vol. 19, no. 2, pp. 24-36, March/April 1999.
16. S. McFarling, "Combining branch predictors," Digital Western Research Laboratory, Tech. Rep. TN-36m, June 1993.
17. T.-Y. Yeh and Y. N. Patt, "A comparison of dynamic branch predictors that use two levels of branch history," in Proceedings of the 20th Annual International Symposium on Computer Architecture, May 1993.
18. D. A. Jiménez and C. Lin, "Dynamic branch prediction with perceptrons," in Proceedings of the 7th International Symposium on High Performance Computer Architecture (HPCA-7), January 2001, pp. 197-206.
19. D. Burger and T. M. Austin, "The SimpleScalar tool set version 2.0," Computer Sciences Department, University of Wisconsin, Tech. Rep. 1342, June 1997.
20. H. Sanchez, B. Kuttanna, T. Olson, M. Alexander, G. Gerosa, R. Philip, and J. Alvarez, "Thermal management system for high performance PowerPC microprocessors," in Proceedings of COMPCON '97, February 1997.
21. P. Akl and A. Moshovos, "Branchtap: improving performance with very few checkpoints through adaptive speculation control," in ICS '06: Proceedings of the 20th annual international conference on Supercomputing, New York, NY, USA, 2006, pp. 36-45.
22. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, British Columbia, June 2000.