Grid sequence detector based on a stationary reference frame

2009 13th European Conference on Power Electronics and Applications, EPE '09

Volumn , Issue , 2009, Pages

  Robles, Eider ^a   Pou, Josep ^b   Ceballos, Salvador ^a   Gabiola, Igor ^a   Santos, Maider ^a  

^a TECNALIA RESEARCH AND INNOVATION   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Grid connected power converters; Grid voltage synchronization; Moving average filter; PLL; Sequence detector

Indexed keywords

GRID CONNECTED POWER CONVERTERS; GRID VOLTAGE; GRID-CONNECTED; MOVING AVERAGE FILTER; PLL;

DYNAMIC RESPONSE; PHASE LOCKED LOOPS; PHOTOLITHOGRAPHY; POWER CONVERTERS; POWER ELECTRONICS;

DETECTORS;

EID: 72949099937     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. M. Silva, B. M. Lopes, B. J. C. Filho, R. P. Campana, and W. C. Bosventura, "Performance evaluation of PLL algorithms for single-phase grid-connected systems," in Proc. Industry Applications Conference Annual Meeting 2004 (IAS'04), Oct. 2004, vol. 4, pp. 2259-2263.
2. M. Karimi-Ghartemani and M. Reza Iravani, "A nonlinear adaptive filter for online signal analysis in power systems: applications," IEEE Trans. Power Delivery, vol. 17, no. 2, pp. 617-622, April 2002.
3. M. Karimi-Ghartemani, H. Karimi, and M. Reza Iravani, "A magnitude/phase-locked loop system based on estimation of frequency and in-phase/quadrature-phase amplitudes," IEEE Trans. Ind. Electron., vol. 51, no. 2, pp. 511-517, April 2004.
4. T. Thacker, R. Wang, D. Dong, R. Burgos, F. Wang, and D. Boroyevich, "Phase-Locked Loops using State Variable Feedback for Single-Phase Converter Systems," in Proc. APEC'09, Feb. 15-19, 2009, Washington, U.S.A, pp. 864-870.
5. M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A new single-phase PLL structure base on second order generalized integrator," in Proc. PESC'06, June 2006, vol. 4, pp. 1-6.
6. D. Jovcic, "Phase locked loop system for FACTS," IEEE Trans. Power Syst., vol. 18, no. 3, pp. 1116-1124, Aug. 2003.
7. L. G. B. Barbosa, Rolim, D. R. Rodrigues, da Costa, Jr., and M. Aredes, "Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory," IEEE Trans. Ind. Electron., vol. 53, no. 6, pp. 1919-1926, Dec. 2006.
8. S.-K. Chung, "A phase tracking system for three phase utility interface inverters," IEEE Trans. Power Electron., vol. 15, no. 3, pp. 431-438, May 2000.
9. P. Rodríguez, J. Pou, J. Bergas, J. I. Candela, R. Burgos, and D. Boroyevich, "Decoupled double synchronous reference frame PLL for power converters control," IEEE Trans. Power Electron., vol. 22, no. 2, pp. 584-592, March 2007.
10. J. Pou, E. Robles, S. Ceballos, J. Zaragoza, A. Arias, and P. Ibáñez, "Control of Back-to-Back-Connected Neutral-Point-Clamped Converters in Wind Mill Applications," in Proc. EPE'07, Sept. 2-5, 2007, Dresden, Denmark.
11. S. Alepuz, S. Busquets, J. Bordonau, J. Pontt, C. Silva, and J. Rodríguez, "Fast On-Line Symmetrical Components Separation Method for Synchronization and Control Purposes in Three Phase Distributed Power Generation Systems," in Proc. EPE'07, Sept. 2-5, 2007, Dresden, Denmark.
12. M. Karimi-Ghartemani and M. Reza Iravani, "A Method for Synchronization of Power Electronic Converters in Polluted and Variable-Frequency Environments," IEEE Trans. Power Systems, vol. 19, no. 3, pp. 1263-1270, Aug. 2004.
13. P. Rodríguez, A. Luna, M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "Advanced Grid Synchronization System for Power Converters under Unbalanced and Distorted Operating Conditions," in Proc. IEEE IECON'06, Nov. 7-10, 2006, Paris, France, pp. 5173-5178.
14. M. Karimi-Ghartemani and H. Karimi,"Processing of Symmetrical Components in Time Domain," IEEE Trans. Power Systems, vol. 22, no. 2, pp. 572-579, May 2007.
15. F. Bradaschia, J. P. Arruda, H. E. P. Souza, G. M. S. Azevedo, F. A. S. News, and M. C. Cavalcanti, "A Method for Extracting the Fundamental Frequency Positive-Sequence Voltage Vector Based on Simple Mathematical Transformations," in Proc. IEEE PESC'08, Jun. 15-19, 2008, Rodhes, Greece, pp. 1115-1121.
16. A. M. Salamah, S. J. Finney, and B. W. Williams, "Three-phase phase-lock loop for distorted utilities," in Electric Power Applications, IET, vol. 1, no. 6, pp. 937-945, Nov. 2007.
17. A. Ghoshal and V. John, "A Method to Improve PLL Performance Under Abnormal Grid Conditions," in Proc. NPEC'07, Dec. 17-19, 2007, Indian Institute of Science, Bangalore, India.
18. E. Robles, S. Ceballos, J. Pou, J. Zaragoza, and I. Gabiola, "Grid Synchronization Method Based on a Quasi-Ideal Low-Pass Filter Stage and a Phase-Locked Loop," in Proc. IEEE PESC'08, Jun. 15-19, 2008, Rodhes, Greece, pp. 4056-4061.
19. F.D. Freijedo, J. Doval-Gandoy, O. Lopez, and E. Acha, "A Generic Open-Loop Algorithm for Three-Phase Grid Voltage/Current Synchronization With Particular Reference to Phase, Frequency, and Amplitude Estimation," IEEE Trans. Power Systems, vol. 24, no. 1, pp. 94-107, Jan. 2009.