CPS-SIM: Configurable and accurate clock precision solid state drive simulator

Proceedings of the ACM Symposium on Applied Computing

Volumn , Issue , 2009, Pages 318-325

  Lee, Jongmin ^a   Byun, Eujoon ^a   Park, Hanmook ^b   Choi, Jongmoo ^c   Lee, Donghee ^a   Noh, Sam H ^d  

^a University of Seoul   (South Korea)

^b INDILINX Co Ltd   (South Korea)

^c Dankook University   (South Korea)

^d Hong Ik University   (South Korea)

Author keywords

Clock precision SSD simulator; Configurability; FTL (Flash Translation Layer); NAND flash memory; SSD (solid state drive)

Indexed keywords

CONFIGURABILITY; FLASH TRANSLATION LAYER; NAND FLASH MEMORY; SSD (SOLID STATE DRIVE);

BUSES; CLOCKS; COMPUTER SCIENCE; DRIVES; EMBEDDED SYSTEMS; FIRMWARE; LAPTOP COMPUTERS; NAND CIRCUITS; SIMULATORS; TIME MEASUREMENT;

FLASH MEMORY;

EID: 72949087736     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1529282.1529351     Document Type: Conference Paper

References (15)

1. "2G x 8Bit / 4G x 8 Bit / 8G x 8 Bit NAND Flash memory (K9WBG08U1M) Data Sheets," Samsung Electronics, Co, 2007.
2. N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy, "Design Tradeoffs for SSD Performance," in Proceedings of the USENIX Annual Technical Conference, 2008.
3. H. Kim and S. Ahn, "BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage," in Proceedings of the 6th USENIX Symposium on File and Storage Technologies (FAST' 08), 2008.
4. S. W. Lee, D. J. Park, T. S. Chung, D. H. Lee, S. Park, and H. J. Song, "A Log Buffer based Flash Translation Layer using Fully Associative Sector Translation," ACM Transactions on Embedded Computing Systems, vol. 6, Feb. 2007.
5. J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee, "A Superblock-based Flash Translation Layer for NAND Flash Memory," in Proceedings of the 6th ACM & IEEE International Conference on Embedded Software (EMSOFT 2006), 2006.
6. J. Lee, S. Kim, H. Kwon, C. Hyun, S. Ahn, J. Choi, D. Lee, and S. H. Noh, "Block Recycling Schemes and their Cost-based Optimization in NAND Flash memory based Storage System," in Proceedings of the 7th ACM & IEEE International Conference on Embedded Software (EMSOFT 2007), 2007.
7. "YAFFS (Yet Another Flash File System) Specification Version 0.3," http://www.aleph1.co.uk/yaffs/, 2002.
8. D. Woodhouse, "JFFS: The Journaling Flash File System," in Proceedings of the Ottawa Linux Symposium 2001, 2001.
9. "Understanding the Flash Translation Layer (FTL) Specification," Intel Corporation, 1998.
10. J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, "A Space-efficient Flash Translation Layer for CompactFlash Systems," IEEE Transactions on Consumer Electronics, vol. 28, 2002.
11. Y.-L. Tsai, J.-W. Hsieh, and T.-W. Kuo, "Configurable NAND Flash Translation Layer," in Proceedings of the IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing (SUTC'06), 2006.
12. M. Rosenblum and J. K. Ousterhout, "The Design and Implementation of a Log-Structured File System," ACM Transactions on Computer Systems, vol. 10, 1992.
13. "Solid State Drive MSP-SATA7035 3.5-inch Product Specification," Mtron, Co., 2007.
14. S.-Y. Park, D. Jung, J.-U. Kang, J.-S. Kim, and J. Lee, "CFLRU: a Replacement Algorithm for Flash Memory," in Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES '06), 2006.
15. Todd Dinkelman, "SSDs A Shift in Data Storage", Flash Memory Summit, 2008.