Mersenne Twister random number generation on FPGA, CPU and GPU

Proceedings - 2009 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2009

Volumn , Issue , 2009, Pages 460-464

  Tian, Xiang ^a   Benkrid, Khaled ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

FPGA; Mersenne Twister; Random number generator

Indexed keywords

COMPUTATIONAL SCIENCE; FPGA-BASED IMPLEMENTATION; GPU IMPLEMENTATION; HIGH QUALITY; HIGH-PERFORMANCE COMPUTING APPLICATIONS; KERNEL LIBRARIES; MERSENNE TWISTERS; MONTE CARLO SIMULATION; MULTI-THREADING; NUMBER GENERATOR; PARALLEL IMPLEMENTATIONS; PARALLEL SOFTWARE; RANDOM NUMBER GENERATORS; RANDOM SAMPLE;

COMPUTER GRAPHICS EQUIPMENT; COMPUTER SCIENCE; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MONTE CARLO METHODS; NUMBER THEORY;

RANDOM NUMBER GENERATION;

EID: 72849119350     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2009.11     Document Type: Conference Paper

References (13)

1. Matsumoto, M. and Nishimura, T. Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator. ACM Transactions on Modeling and Computer Simulation (TOMACS) 8(1). 3-30.
2. Matsumoto, M. and Nishimura, T. Dynamic Creation of Pseudorandom number generator. in Niederreiter, E.H. and Spanier, J. eds. Monte Carlo and Quasi-Monte Carlo Methods, Springer, 2000, 56-69.
3. Intel® Math Kernel Library Reference Manual, Intel Corporation, 2007.
4. Intel® Math Kernel Library Vector Statistical Library Notes, Intel Corporation, 2007.
5. NVIDIA CUDA Compute Unified Device Architecture Reference Manual, NVIDIA Corporation, 2008.
6. Pdlozhnyuk, V. Parallel Mersenne Twister, NVIDIA Corporation, 2008.
7. Sriram, V. and Kearney, D., An area time efficient field programmable mersenne twister uniform random number generator. in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, (LasVegas, USA, 2006), CSREA Press.
8. Chandrasekaran, S. and Amira, A., High Performance FPGA Implementation of the Mersenne Twister. in Electronic Design, Test and Applications, 2008. DELTA 2008. 4th IEEE International Symposium on, (2008), 482-485.
9. Pellerin, D., Trexel, E. and Xu, M. FPGA-based hardware accleration of C/C++ based applications, Impulse Accelerated Technologies, 2007.
10. Virtex-4 Family Overview, Product Specification, Xilinx, 2007.
11. http://www.math.sci.hiroshima-u.ac.jp/~m-mat/MT/DC/dc.html.
12. Intel® Math Kernel Library Vector Statistical Library Notes, Intel Corporation, 2007.
13. http://www.yolinux.com/TUTORIALS/LinuxTutorialPosixThreads.html.