메뉴 건너뛰기




Volumn , Issue , 2009, Pages 235-244

Handling mixed-criticality in SoC-based real-time embedded systems

Author keywords

AADL; Mixed criticality; Platform based design; Runtime monitoring; System on chip

Indexed keywords

ARCHITECTURAL ANALYSIS; COMMUNICATION RESOURCES; CRITICALITY SYSTEMS; DATA-COMMUNICATION; NEW DESIGN; PLATFORM BASED DESIGN; REAL-TIME EMBEDDED SYSTEMS; RUNTIME MONITORING; RUNTIMES; SAFETY-CRITICAL EMBEDDED SYSTEMS; SYSTEM-ON-CHIP;

EID: 72249096888     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629335.1629367     Document Type: Conference Paper
Times cited : (55)

References (36)
  • 1
    • 48649107285 scopus 로고    scopus 로고
    • Aeronautical Radio Inc
    • Aeronautical Radio Inc. ARINC 653 Specification. http://www.arinc.com/.
    • ARINC 653 Specification
  • 8
    • 42149109631 scopus 로고    scopus 로고
    • MOP: An Efficient and Generic Runtime Verification Framework
    • F. Chen and G. Roşu. MOP: An Efficient and Generic Runtime Verification Framework. In Proc. of the ACM OOPSLA, pages 569-588, 2007.
    • (2007) Proc. of the ACM OOPSLA , pp. 569-588
    • Chen, F.1    Roşu, G.2
  • 9
    • 34548753903 scopus 로고    scopus 로고
    • Cell broadband engine architecture and its first implementation: A performance view
    • Technical report, IBM Research
    • T. Chen, R. Raghavan, J. Dale, and E. Iwata. Cell broadband engine architecture and its first implementation: A performance view. Technical report, IBM Research, 2005.
    • (2005)
    • Chen, T.1    Raghavan, R.2    Dale, J.3    Iwata, E.4
  • 11
    • 44249109433 scopus 로고
    • Computer Science. MIT Press, Chapter 16: Temporal and modal logic
    • E.A. Emerson. Handbook of Theoretical Computer Science. MIT Press, 1990. Chapter 16: Temporal and modal logic.
    • (1990) Handbook of Theoretical
    • Emerson, E.A.1
  • 12
    • 0344951184 scopus 로고    scopus 로고
    • Metropolis: An integrated electronic system design environment
    • F. Balarin et al. Metropolis: An integrated electronic system design environment. IEEE Computers, 36(4):45-52, 2003.
    • (2003) IEEE Computers , vol.36 , Issue.4 , pp. 45-52
    • Balarin, F.1
  • 15
    • 27344456043 scopus 로고    scopus 로고
    • ocombining double acute accentthereal network on chip: Concepts, architectures, and implementations
    • K. Goossens, J. Dielissen, and A. Radulescu. ocombining double acute accentthereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test, 22(5):414-421, 2005.
    • (2005) IEEE Design and Test , vol.22 , Issue.5 , pp. 414-421
    • Goossens, K.1    Dielissen, J.2    Radulescu, A.3
  • 17
    • 49449110788 scopus 로고    scopus 로고
    • From the prototype to the final embedded system using the Ocarina AADL tool suite
    • 1-25
    • J. Hugues, B. Zalila, L. Pautet, and F. Kordon. From the prototype to the final embedded system using the Ocarina AADL tool suite. ACM Trans. on Emb. Computing Sys., 7(4):1-25, 2008.
    • (2008) ACM Trans. on Emb. Computing Sys , vol.7 , Issue.4
    • Hugues, J.1    Zalila, B.2    Pautet, L.3    Kordon, F.4
  • 18
    • 72249122309 scopus 로고    scopus 로고
    • IBM. Processor Local Bus Specification. http://www-01.ibm.com/ chips/techlib/techlib.nsf/techdocs/ 3BBB27E5BCC165BA87256A2B0064FFB4.
    • Processor Local Bus Specification
  • 21
    • 84945708011 scopus 로고
    • Backus normal form vs. backus naur form
    • D. Knuth. Backus normal form vs. backus naur form. Communications of the ACM, 7(12):735-736, 1964.
    • (1964) Communications of the ACM , vol.7 , Issue.12 , pp. 735-736
    • Knuth, D.1
  • 23
    • 67249141413 scopus 로고    scopus 로고
    • The design and implementation of p2v, an architecture for zero-overhead online verification of software programs
    • Technical Report MSR-TR-2007-99, Microsoft Research
    • H. Lu and A. Forin. The design and implementation of p2v, an architecture for zero-overhead online verification of software programs. Technical Report MSR-TR-2007-99, Microsoft Research, 2007.
    • (2007)
    • Lu, H.1    Forin, A.2
  • 29
    • 34547824056 scopus 로고    scopus 로고
    • Quo vadis, SLD? reasoning about the trends and challenges of system level design
    • A. Sangiovanni-Vincentelli. Quo vadis, SLD? reasoning about the trends and challenges of system level design. Proceedings of the IEEE, 95(3):467-506, 2007.
    • (2007) Proceedings of the IEEE , vol.95 , Issue.3 , pp. 467-506
    • Sangiovanni-Vincentelli, A.1
  • 30
    • 33244475152 scopus 로고    scopus 로고
    • Scheduling and memory requirements analysis with AADL
    • Atlanta, Georgia
    • F. Singhoff, J. Legrand, L. Nana, and L. Marcé. Scheduling and memory requirements analysis with AADL. In Proceedings of ACM SIGAda, volume 25, pages 1-10, Atlanta, Georgia, 2005.
    • (2005) Proceedings of ACM SIGAda , vol.25 , pp. 1-10
    • Singhoff, F.1    Legrand, J.2    Nana, L.3    Marcé, L.4
  • 36
    • 43249104067 scopus 로고    scopus 로고
    • Xilinx, Inc, Available at
    • Xilinx, Inc. Virtex-5 User Guide. Available at www.xilinx.com.
    • Virtex-5 User Guide


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.