Addressing the challenges of DBT for the ARM architecture

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

Volumn , Issue , 2009, Pages 147-156

  Moore, Ryan W ^a   Baiocchi, José A ^a   Childers, Bruce R ^a   Davidson, Jack W ^b   Hiser, Jason D ^b  

^a UNIVERSITY OF PITTSBURGH   (United States)

^b UNIVERSITY OF VIRGINIA   (United States)

Author keywords

ARM; Dynamic binary translation; Virtualization

Indexed keywords

ARM ARCHITECTURE; ARM DYNAMIC; DYNAMIC BINARY TRANSLATION; EMBEDDED DEVICE; INSTRUCTION SET; MICRO ARCHITECTURES; PROCESSOR CLOCK SPEED; RESOURCE MANAGEMENT; RUNTIMES; VIRTUALIZATIONS;

ATMOSPHERIC RADIATION; BINARY CODES; LINGUISTICS; PROGRAM COMPILERS; RESOURCE ALLOCATION; TRANSLATION (LANGUAGES);

EMBEDDED SYSTEMS;

EID: 70450273460     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1542452.1542472     Document Type: Conference Paper

References (22)

1. K. Adams and O. Agesen. A comparison of software and hardware techniques for x86 virtualization. In Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, 2006.
2. J. Baiocchi, B. Childers, J. Davidson, J. Hiser, and J. Misurda. Fragment cache management for dynamic binary translators in embedded systems with scratchpad. In Int'l Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2007.
3. J. Baiocchi, B. Childers, J. Davidson, and J. Hiser. Reducing pressure in bounded DBT code caches. In Int'l Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2008.
4. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. In Int'l Conf. on Programming language design and implementation, 2000.
5. G. Desoli, N. Mateev, E. Duesterwald, P. Faraboschi, and J. Fisher. Deli: a new run-time control point. In Int'l. Symp. on Microarchitecture, 2002.
6. A. Guha, K. Hazelwood, and M. L. Soffa. Reducing exit stub memory consumption in code caches. In Int'l. Conf. on High-Performance Embedded Architectures and Compilers, 2007.
7. S. Gupta, P. Pratap, H. Saran, and S. Arun-Kumar. Dynamic code instrumentation to detect and recover from return address corruption. In Intl'l Workshop on Dynamic Systems Analysis, 2006.
8. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In Workshop on Workload Characterization, 2001.
9. K. Hazelwood and A. Klauser. A dynamic binary instrumentation engine for the ARM architecture. In Int'l. Conf. on Compilers, Architecture and Synthesis for Embedded Systems, 2006.
10. J. Hiser, D. Williams, W. Hu, J. Davidson, J. Mars, and B. Childers. Evaluating indirect branch handling mechanisms in software dynamic translation systems. In Int'l. Symp. on Code Generation and Optimization, 2007.
11. W. Hu, J. Hiser, D.Williams, A. Filipi, J. Davidson, D. Evans, J. Knight, A. Nguyen-Tuong, and J. Rowanhill. Secure and practical defense against code-injection attacks using software dynamic translation. In Int'l. Conf. on Virtual Execution Environments, 2006.
12. V. Kiriansky, D. Bruening, and S. Amarasinghe. Secure execution via program shepherding. In USENIX Security Symp., 2002.
13. J. Maebe, M. Ronsse, and K. De Bosschere. Diota: Dynamic instrumentation, optimization and transformation of applications. In Compendium of Workshops and Tutorials Held in conjunction with PACT'02, 2002.
14. A. Ruiz-Alvarez and K. Hazelwood. Evaluating the impact of dynamic binary translation systems on hardware cache performance. In IEEE Int'l. Symp. on Workload Characterization, 2008.
15. K. Scott, N. Kumar, S. Velusamy, B. Childers, J. Davidson, and M. L. Soffa. Retargetable and reconfigurable software dynamic translation. In Int'l. Symp. on Code Generation and Optimization, 2003.
16. K. Scott, N. Kumar, B. Childers, J. Davidson, and M. L. Soffa. Overhead reduction techniques for software dynamic translation. In Int'l. Parallel and Distributed Processing Symp., 2004.
17. S. Shogan and B. Childers. Compact binaries with code compression in a software dynamic translator. In Int'l Conf. on Design, Automation and Test in Europe, 2004.
18. J. Smith and R. Nair. Virtual Machines: Versatile Platforms for Systems and Processes. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2005.
19. S. Sridhar, J. Shapiro, E. Northup, and P. Bungale. HDTrans: an open source, low-level dynamic instrumentation system. In Int'l Conf. on Virtual Execution Environments, 2006.
20. Q. Wu, V. Reddi, Y. Wu, J. Lee, D. Connors, D. Brooks, M. Martonosi, and D. Clark. A dynamic compilation framework for controlling microprocessor energy and performance. In Int'l. Symp. on Microarchitecture, 2005.
21. Q. Wu, M. Martonosi, D. W. Clark, V. J. Reddi, D. Connors, Y. Wu, J. Lee, and D. Brooks. Dynamic-compiler-driven control for microprocessor energy and performance. IEEE Micro, 26(1), 2006.
22. S. Zhou, B. Childers, and M. L. Soffa. Planning for code buffer management in distributed virtual execution environments. In Int'l Conf. on Virtual Execution Environments, 2005.