Thermal balancing policy for multiprocessor stream computing platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 12, 2009, Pages 1870-1882

  Mulas, Fabrizio ^a   Atienza, David ^b   Acquaviva, Andrea ^c   Carta, Salvatore ^a   Benini, Luca ^d   De Micheli, Giovanni ^b  

^a UNIVERSITY OF CAGLIARI   (Italy)

^b EPFL   (Switzerland)

^c POLITECNICO DI TORINO   (Italy)

^d UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Multiprocessor architectures; Stream computing; Systems on chip (MPSoCs); Task migration; Thermal balancing

Indexed keywords

A-THERMAL; HOTSPOTS; MULTI PROCESSOR ARCHITECTURE; MULTIPROCESSOR SYSTEMS ON CHIPS; ON-CHIP TEMPERATURE; POWER DISSIPATION; REAL TIME PERFORMANCE; RUNTIMES; STREAM COMPUTING; STREAMING APPLICATIONS; SYSTEMS-ON-CHIP (MPSOCS); TASK MIGRATION; TEMPERATURE GRADIENT; THERMAL MANAGEMENT; THERMAL MIGRATION; TIMING CONSTRAINTS;

FAULT TOLERANCE; HYDRAULICS; MULTIPROCESSING SYSTEMS; PLASMAS; QUALITY ASSURANCE; QUALITY OF SERVICE; TEMPERATURE CONTROL; THERMAL GRADIENTS; TIMING CIRCUITS;

COMPUTER SCIENCE;

EID: 70450265347     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2032372     Document Type: Article

References (27)

1. K. Skadron, M. R. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperature-aware microarchitecture: Modeling and implementation," ACM TACO, vol.1, no.1, pp. 94-125, Mar. 2004.
2. T. Sato, J. Ichimiya, N. Ono, K. Hachiya, and M. Hashimato, "On-chip thermal gradient analysis and temperature flattening for SoC design," in Proc. ASP-DAC, 2005, pp. 1074-1077.
3. C. Isci, G. Contreras, andM.Martonosi, "Live, run-time phase monitoring and prediction on real systems with application to dynamic power management," in Proc. MICRO, 2006, pp. 359-370.
4. I. Yeo, C. C. Liu, and E. J. Kim, "Predictive dynamic thermal management for multicore systems," in Proc. DAC, 2008, pp. 734-739.
5. J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in Proc. ISCA, 2006, pp. 78-88.
6. J. Hu and R. Marculescu, "Energy-aware communication and scheduling for NoC SoCs under real-time constraints," in Proc. DATE, 2004, p. 10 234.
7. P. Rong and M. Pedram, "Power-aware scheduling and DVS for tasks running on a hard real-time system," in Proc. ASPDAC, 2006, pp. 473-478.
8. StreamIt-MIT Research, StreamIt Benchmarks, 2009. [Online]. Available: http://www.cag.lcs.mit.edu/streamit/shtml/benchmarks.shtml
9. M. Mutyam, F. Li, N. Vijaykrishnan, M. T. Kandemir, and M. J. Irwin, "Compiler-directed thermal management for VLIW functional units," in Proc. LCTES, 2006, pp. 163-172.
10. A. K. Coskun, T. S. Rosing, and K. Whisnant, "Temperature aware task scheduling in MPSoCs," in Proc. DATE, 2007, pp. 1659-1664.
11. W.-L. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "Thermal-aware task allocation and scheduling for embedded systems," in Proc. DATE, 2005, pp. 898-899. (Pubitemid 44172114)
12. A. Kumar, L. Shang, L.-S. Peh, and N. K. Jha, "HybDTM: A coordinated HW-SW approach for dynamic thermal management," in Proc. DAC, 2006, pp. 548-553.
13. P. Chaparro, J. González, G. Magklis, Q. Cai, and A. González, "Understanding the thermal implications of multi-core architectures," IEEE Trans. Parallel Distrib. Syst., vol.18, no.8, pp. 1055-1065, Aug. 2007.
14. S. Carta, A. Acquaviva, P. G. Del Valle, D. Atienza, G. De Micheli, F. Rincón, L. Benini, and J. M. Mendias, "Multi-processor OS emulation framework with thermal feedback for SoCs," in Proc. GLSVLSI, 2007, pp. 311-316.
15. R. Mukherjee and S. O. Memik, "Physical aware frequency selection for dynamic thermal management in multi-core systems," in Proc. ICCAD, 2006, pp. 547-552.
16. J. Donald and M. Martonosi, "Power efficiency for variation-tolerant multicore processors," in Proc. ISLPED, 2006, pp. 304-309.
17. F. Bellosa, S. Kellner, M. Waitz, and A. Weissel, "Event-driven energy accounting for dynamic thermal management," in Proc. COLP, 2003, pp. 41-50.
18. G. Paci, P. Marchal, F. Poletti, and L. Benini, "Exploring temperature-aware design in low-power MPSoC," in Proc. DATE, 2006, pp. 838-843.
19. Y. Xie and W.-L. Hung, "Temperature-aware task allocation and scheduling for embedded MPSoC design," J. VLSI-SPS, vol.45, no.3, pp. 177-189, Dec. 2006.
20. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif, "Full chip leakage estimation considering power supply and temperature variations," in Proc. ISLPED, 2003, pp. 78-83.
21. J. Li and J. F. Martínez, "Power-performance implications of thread-level parallelism in chip multiprocessors," in Proc. ISPASS, 2005, pp. 124-134.
22. uClinux: Embedded Linux/Microcontroller Project, 2006. [Online]. Available: http://www.uclinux.org/
23. D. Atienza, P. G. Del Valle, G. Paci, F. Poletti, L. Benini, G. De Micheli, J. M. Mendias, and R. Hermida, "HW-SW emulation framework for temperature-aware design in MPSoCs," ACM Trans. Des. Autom. Electron. Syst., vol.12, no.3, pp. 1-26, Aug. 2007.
24. XUP Virtex-II Pro Development System, Xilinx, San Jose, CA, 2006. [Online]. Available: http://www.xilinx.com/univ/xupv2p.html
25. H.-J. Stolberg, M. Berekoviæ, S. Moch, L. Friebe, M. B. Kulaczewski, S. Flügel, H. Klußmann, A. Dehnhardt, and P. Pirsch, "HiBRID-SoC: A multi-core SoC architecture for multimedia signal processing," J. VLSI-SPS, vol.41, no.1, pp. 9-20, Aug. 2005.
26. P. van der Wolf, E. de Kock, T. Henriksson, W. Kruijtzer, and G. Essink, "Design and programming of embedded multiprocessors: An interface-centric approach," in Proc. CODES +ISSS, 2004, pp. 206-217.
27. Freescale, IMX31-Multimedia Applications Processors, 2006. [Online]. Available: www.freescale.com/imx31