Towards device emulation code generation

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

Volumn , Issue , 2009, Pages 109-118

  Heinz, Thomas ^a   Wilhelm, Reinhard ^b  

^a ROBERT BOSCH GMBH   (Germany)

^b SAARLAND UNIVERSITY   (Germany)

Author keywords

Binary translation; Bit vector arithmetic; Code generation; Device emulation; Satisfiability modulo theories

Indexed keywords

ARITHMETIC CODE; BINARY TRANSLATION; BIT VECTOR; CODE GENERATION; DEVICE OPERATIONS; ERROR PRONES; FIRST ORDER LOGIC; FIXED WIDTH; FORMAL SPECIFICATION; LEGACY SOFTWARE; PERIPHERAL DEVICES; REAL TIME CONSTRAINTS; SATISFIABILITY MODULO THEORIES;

BINARY CODES; COMPUTABILITY AND DECIDABILITY; EMBEDDED SYSTEMS; LINGUISTICS; NETWORK COMPONENTS; PACKET SWITCHING; PROGRAM COMPILERS; SPECIFICATIONS; TRANSLATION (LANGUAGES);

EMBEDDED SOFTWARE;

EID: 70450230756     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1542452.1542467     Document Type: Conference Paper

References (28)

1. Sorav Bansal and Alex Aiken. Binary translation using peephole superoptimizers. In 8th USENIX Symposium on Operating System Design and Implementation (OSDI 2008), December 2008.
2. Paul Barham, Boris Dragovic, Keir Fraser, Steven Hand, Tim Harris, Alex Ho, Rolf Neugebauer, Ian Pratt, and Andrew Warfield. Xen and the art of virtualization. SIGOPS Oper. Syst. Rev., 37(5):164-177, 2003. ISSN 0163-5980.
3. th International Conference on Computer Aided Verification (CAV '07), volume 4590 of Lecture Notes in Computer Science, pages 298-302. Springer-Verlag, July 2007. Berlin, Germany.
4. Clark Barrett, Roberto Sebastiani, Sanjit Seshia, and Cesare Tinelli. Satisfiability modulo theories. In Armin Biere, Hans van Maaren, and Toby Walsh, editors, Handbook of Satisfiability, volume 4, chapter 8. IOS Press, February 2009. ISBN 978-1-58603-929-5.
5. Fabrice Bellard. QEMU, a fast and portable dynamic translator. In FREENIX Track: 2005 USENIX Annual Technical Conference, 2005.
6. Marco Benedetti and Hratch Mangassarian. QBF-based formal verification: Experience and perspectives. Journal on Satisability, Boolean Modeling and Computation, 5:133-191, 2008.
7. Roberto Bruttomesso, Alessandro Cimatti, Anders Franzén, Alberto Griggio, and Roberto Sebastiani. The MathSAT 4 SMT solver. In CAV '08: Proceedings of the 20th International Conference on Computer Aided Verification, pages 299-303, Berlin, Heidelberg, 2008. Springer-Verlag. ISBN 978-3-540-70543-7.
8. Randal E. Bryant, Daniel Kroening, Joël Ouaknine, Sanjit A. Seshia, Ofer Strichman, and Bryan Brady. Deciding bit-vector arithmetic with abstraction. In Proc. TACAS 2007, March 2007.
9. Cristina Cifuentes and Vishv Malhotra. Binary translation: Static, dynamic, retargetable. In Proceedings of the International Conference on Software Maintenance (ICSM), pages 340-349. IEEE, 1996.
10. Cristina Cifuentes, Mike Van Emmerik, and Norman Ramsey. The design of a resourceable and retargetable binary translator. In WCRE '99: Proceedings of the Sixth Working Conference on Reverse Engineering, page 280, Washington, DC, USA, 1999. IEEE Computer Society. ISBN 0-7695-0303-9.
11. Bryce Howard Cogswell. Timing insensitive binary-to-binary translation. PhD thesis, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213, April 1995.
12. Christopher L. Conway and Stephen A. Edwards. NDL: A domain-specific language for device drivers. In LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pages 30-36, New York, NY, USA, 2004. ACM. ISBN 1-58113-806-7.
13. Patrick Cousot and Radhia Cousot. Static determination of dynamic properties of programs. In Proceedings of the Second International Symposium on Programming, pages 106-130. Dunod, Paris, France, 1976.
14. Leonardo de Moura and Nikolaj Bjørner. Z3: An efficient SMT solver. In Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS), volume 4963 of Lecture Notes in Computer Science, pages 337-340. Springer, 2008.
15. Vijay Ganesh. Decision procedures for bit-vectors, arrays and integers. PhD thesis, Stanford University, Stanford, CA, USA, 2007.
16. Vijay Ganesh and David L. Dill. A decision procedure for bit-vectors and arrays. In Computer Aided Verification (CAV '07), Berlin, Germany, July 2007. Springer-Verlag.
17. Yeting Ge, Clark Barrett, and Cesare Tinelli. Solving quantified verification conditions using satisfiability modulo theories. In CADE-21: Proceedings of the 21st International Conference on Automated Deduction, pages 167-182, Berlin, Heidelberg, 2007. Springer-Verlag. ISBN 978-3-540-73594-6.
18. Peter S. Magnusson, Magnus Christensson, Jesper Eskilson, Daniel Forsgren, Gustav Hållberg, Johan Högberg, Fredrik Larsson, Andreas Moestedt, and BengtWerner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, February 2002.
19. Fabrice Mérillon, Laurent Réveillère, Charles Gonsel, Renaud Marlet, and Gilles Muller. Devil: An IDL for hardware programming. In Proceedings of the Fourth Symposium on Operating Systems Design and Implementation, pages 17-30, 2000.
20. Leonardo Moura and Nikolaj Bjørner. Efficient E-matching for SMT solvers. In CADE-21: Proceedings of the 21st International Conference on Automated Deduction, pages 183-198, Berlin, Heidelberg, 2007. Springer-Verlag. ISBN 978-3-540-73594-6.
21. Manish Prasad and Tzi-cker Chiueh. A binary rewriting defense against stack-based buffer overflow attacks. In Proceedings of the USENIX Annual Technical Conference, pages 211-224, 2003.
22. Alexander Schrijver. Theory of Linear and Integer Programming. John Wiley & Sons, New York, NY, USA, June 1998. ISBN 978-0-471-98232-6.
23. Richard L. Sites, Anton Chernoff, Matthew B. Kirk, Maurice P. Marks, and Scott G. Robinson. Binary translation. Commun. ACM, 36(2):69-81, 1993. ISSN 0001-0782.
24. Jun Sun,Wanghong Yuan,Mahesh Kallahalla, and Nayeem Islam. HAIL: a language for easy and correct device access. In EMSOFT '05: Proceedings of the 5th ACM International Conference on Embedded software, pages 1-9, New York, NY, USA, 2005. ACM. ISBN 1-59593-091-4.
25. Henrik Theiling. Control Flow Graphs For Real-Time Systems Analysis. PhD thesis, Saarland University, 2002.
26. Jens Tröger. Specification-Driven Dynamic Binary Translation. PhD thesis, Queensland University of Technology, Brisbane, Australia, December 2004.
27. Reinhard Wilhelm. Determining bounds on execution times. In R. Zurawski, editor, Handbook on Embedded Systems, pages 14-1,14-23. CRC Press, 2005.
28. Lea Wittie, Chris Hawblitzel, and Derrin Pierret. Generating a statically-checkable device driver I/O interface. In Proceedings of the Workshop on Automatic Program Generation for Embedded Systems (APGES), October 2007.