Selected crosstalk avoidance code for reliable network-on-chip

Journal of Computer Science and Technology

Volumn 24, Issue 6, 2009, Pages 1074-1085

  Zhang, Ying ^a,b   Li, Hua Wei ^a   Li, Xiao Wei ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

Author keywords

Codeword selection; Crosstalk avoidance; Reliable network on chip; Single event upset

Indexed keywords

AREA OVERHEAD; CODE-WORDS; CODEWORD; CODEWORD SELECTION; CROSSTALK AVOIDANCE; CROSSTALK EFFECT; ERROR CORRECTION CODES; IP BLOCK; NANO-METER SCALE; NETWORK ON CHIP; NOC DESIGN; POWER DISSIPATION; SINGLE CHIPS; SINGLE EVENT UPSETS;

BIOLOGICAL MATERIALS; CROSSTALK; ELECTRIC NETWORK ANALYSIS; ELECTRIC POWER UTILIZATION; ERROR CORRECTION; ROUTERS; URANIUM POWDER METALLURGY;

ELECTRIC NETWORK TOPOLOGY;

EID: 70450175868     PISSN: 10009000     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11390-009-9296-2     Document Type: Article

References (21)

1. The International technology roadmap for semiconductors. Semiconductor Industry Association, 2007.
2. S Kundus ST Zachariah YS Chang, et al. 2005 On modeling crosstalk faults IEEE Trans. CAD 24 12 1909 1915
3. M Stan W Burleson 1995 Bus-invert coding for low-power I/O IEEE Trans. VLSI Syst. 3 1 49 58 10.1109/92.365453
4. M Stan W Burleson 1997 Low-power encodings for global communication in CMOS VLSI IEEE Trans. VLSI Syst. 5 4 444 455 10.1109/92.645071
5. P Sotiriadis A Chandrakasan 2003 Bus energy reduction by transition pattern coding using a detailed deep submicrometer bus model IEEE Trans. Circuits and Systems-I 50 10 1280 1295 10.1109/TCSI.2003.817765
6. Sotiriadis P, Chandrakasan A. Reducing bus delay in submicron technology using coding. In Proc. Asia and South Pacific Design Automation Conference, Yokohama, Japan, Jan. 30-Feb. 2, 2001, pp.109-114.
7. Victor B, Keutzer K. Bus encoding to prevent crosstalk delay. In Proc. International Conference on Computer Aided Design, San Jose, USA, Nov. 4-8, 2001, pp.57-63.
8. Duan C, Tirumala A, Khatri S P. Analysis and avoidance of crosstalk in on-chip buses. In Proc. IEEE Hot Interconnects, Standford, USA, Aug. 22-24, 2001, pp.133-138.
9. Duan C, Khatri S P. Exploiting crosstalk to speed up on-chip buses. In Proc. Design, Automation & Test in Europe, Paris, France, Feb. 16-20, 2004, pp.778-783.
10. AP Frantz M Cassel FL Kastensmidt E Cota L Carro 2007 Crosstalk- and SEU-aware networks on chips IEEE Design & Test of Computers 24 4 340 350 10.1109/MDT.2007.128
11. Zhang Y, Li H, Li X, Hu Y. Codeword selection for crosstalk avoidance and error correction on interconnects. In Proc. IEEE VLSI Test Symposium 2008, San Diego, USA, May 4-8, pp.377-382.
12. SR Sridhara NR Shanbhag 2007 Coding for reliable on-chip buses: A class of fundamental bounds and practical codes IEEE Trans. CAD 26 5 977 982
13. Zhang Y, Li H, Li X. Reliable network-on-chip router for crosstalk and soft error tolerance. In Proc. IEEE Asian Test Symposium, Sapporo, Japan, Nov. 24-27, 2008, pp.438-443.
14. Cuviello M, Dey S, Bai X, Zhao Y. Fault modeling and simulation for crosstalk in system-on-chip interconnects. In Proc. International Conference on Computer Aided Design, San Jose, USA, Nov.7-11, 1999, pp.297-303.
15. Sotiriadis P, Chandrakasan A. Low power bus coding techniques considering inter-wire capacitances. In Proc. IEEE Custom Integrated Circuits Conference, Orlando, USA, May 21-24, 2000, pp.507-510.
16. Frantz A P, Kastensmidt F L, Carro L, Cota E. Dependable network-on-chip router able to simultaneously tolerate soft errors and crosstalk. In Proc. IEEE International Test Conference, Oct. 22-27, 2006, pp.1-9.
17. Clark G C, J Bibb Cain. Error-Correction Coding for Digital Communications. New York: Plenum Press, 1981.
18. Rao T R N, Fujiwara E. Error Control Coding for Computer Systems. New Jersey: Prentice Hall, 1989.
19. April 2008, http://toledo.inf.pucrs.br/~grph/Projects/Hermes/Hermes.html
20. PP Sotiriadis AP Chandrakasan 2002 A bus energy model for deep submicron technology IEEE Trans. VLSI Syst. 10 3 341 350 10.1109/TVLSI.2002.1043337 (Pubitemid 35369653)
21. D Pamunuwa LR Zheng H Tenhunen 2003 Maximizing throughput over parallel wire structures in the deep submicrometer regime IEEE Trans. VLSI Syst. 11 2 224 243 10.1109/TVLSI.2003.810800