A novel technique to minimize standby leakage power in nanoscale CMOS VLSI

2009 IEEE Intrumentation and Measurement Technology Conference, I2MTC 2009

Volumn , Issue , 2009, Pages 1372-1375

  Jeon, Heungjun ^a   Kim, Yong Bin ^a   Choi, Min Su ^b  

^a Northeastern University   (United States)

^b Architectural and Environmental Engineering   (United States)

Author keywords

Band to band tunneling (BTBT) leakage current; Leakage currents; Off state; Sleep mode; Standby mode; Sub threshold leakage current

Indexed keywords

BIAS VOLTAGE; CMOS INTEGRATED CIRCUITS; NANOTECHNOLOGY; SPICE; THRESHOLD VOLTAGE; VLSI CIRCUITS;

BAND TO BAND TUNNELING; OFF STATE; SLEEP MODE; STANDBY MODE; SUB-THRESHOLD LEAKAGE CURRENTS;

LEAKAGE CURRENTS;

EID: 70450079169     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IMTC.2009.5168670     Document Type: Conference Paper

References (9)

1. ITRS, 2007 edition
2. Keshavarzi, A. Ma, et al., "Effectiveness of reverse body bias for leakage control in scaleddual Vt CMOS ICs", Low Power Electronics and Design, International Symposium on 2001, pp. 207-212, August 6, 2001
3. Cassondra Neau, Kaushik Roy, "Optimal Body Bias Selectin for Leakge Improvement and Process Compensation Over Different Technology Generations", ISLEP'03, pp. 116-121, August 2003.
4. James Tschanz, James Kao, et al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage", ISSCC'02, pp. 786-789, 2002.
5. Masahiro Nomura, Yoshifumi Ikenaga, et al., "Delay and Power Monitoring Schemes for Minimizing Power Consumption by Means of Supply and Threshold Voltage Control in Active and Standby Modes", IEEE J. Solid-State Circuits, Vol. 41, No. 4, Apr.2006.
6. Kaushik Roy, et al., "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circutis", Proceeding of the IEEE, Vol. 91, No. 2, Feb.2003.
7. Kyung Ki Kim, Yong-Bin Kim, "A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems" IEEE Transactions on Very Large Scale Integrated Systems 2008
8. Kyung Ki Kim, Yong-Bin Kim, Minsu Choi, Nohpill Park, "Leakage Minimization Technique For Nanoscale CMOS VLSI Based on Macro-Cell Modeling", IEEE Design and Test of Computers, pp 322-330, July-August, 2007.
9. Siva G. Narendra, Anatha P. Chandrakasan, Leakage in Nanometer CMOS Technologies, Spinger, pp. 21-40, 2006