|
Volumn , Issue , 2009, Pages
|
Trends in IC packaging
|
Author keywords
3D packaging; Cost reduction; Embedding; Memory integration; Reliability; Sensors MEMS; Thin dies
|
Indexed keywords
3D PACKAGING;
BATCH PROCESS;
DESIGN METHOD;
ELECTRICAL PERFORMANCE;
EMBEDDING;
FINE-PITCH FLIP CHIP;
FORM FACTORS;
FUNCTION INTEGRATION;
HETEROGENEOUS INTEGRATION;
HIGH TEMPERATURE;
IC PACKAGE;
IC PACKAGING;
IN-PROCESS;
INTERFACIAL STRENGTH;
IS COSTS;
LARGE FORMAT;
LONG LIFETIME;
LOW COSTS;
LOW-COST PACKAGING;
MATERIAL COST;
MEMORY INTEGRATION;
NEW TECHNOLOGIES;
ON-WAFER;
PACKAGE DEVELOPMENT;
PACKAGE RELIABILITY;
PIN COUNT PACKAGE;
PIN COUNTS;
POWER CONSUMPTION;
RF-ID TAGS;
SILICON-BASED SENSORS;
STACKED DIE;
TECHNOLOGY-BASED;
THROUGH-VIAS;
ULTRA-THIN;
WAFER FAB;
APPROXIMATION THEORY;
AUTOMOBILE ELECTRONIC EQUIPMENT;
AUTOMOBILE PARTS AND EQUIPMENT;
BATCH DATA PROCESSING;
CHIP SCALE PACKAGES;
COST REDUCTION;
DIES;
INTEGRATED CIRCUITS;
MEMS;
MICROELECTROMECHANICAL DEVICES;
MICROELECTRONICS;
POLYCHLORINATED BIPHENYLS;
PRINTED CIRCUITS;
RADIO NAVIGATION;
RELIABILITY;
SENSORS;
SILICON WAFERS;
TECHNOLOGY;
THREE DIMENSIONAL;
WAFER BONDING;
PACKAGING;
|
EID: 70449869154
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (9)
|
References (0)
|