A two phase approach for minimal diagnostic test set generation

Proceedings of the 14th IEEE European Test Symposium, ETS 2009

Volumn , Issue , 2009, Pages 115-120

  Shukoor, Mohammed Ashfaq ^a   Agrawal, Vishwani D ^a  

^a AUBURN UNIVERSITY   (United States)

Author keywords

Fault diagnosis; Fault dictionary; Generalized fault independence; Integer linear programming; Test minimization

Indexed keywords

FAULT DIAGNOSIS; FAULT DICTIONARY; GENERALIZED FAULT INDEPENDENCE; INTEGER LINEAR PROGRAMMING; TEST MINIMIZATION;

DYNAMIC PROGRAMMING; FAILURE ANALYSIS; INTEGER PROGRAMMING; LINEAR PROGRAMMING; LINEARIZATION; OPTIMIZATION; PROGRAM DIAGNOSTICS; SPACECRAFT;

TESTING;

EID: 70449440574     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ETS.2009.33     Document Type: Conference Paper

References (18)

1. M. Abramovici and M. A. Breuer, "Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis," IEEE Trans. Computers, vol.C-29, no.6, pp. 451-460, June 1980. (Pubitemid 10488259)
2. V. D. Agrawal, D. H. Baik, Y. C. Kim, and K. K. Saluja, "Exclusive Test and its Applications to Fault Diagnosis," in Proc. 16th International Conf. VLSI Design, Jan. 2003, pp. 143-148.
3. S. B. Akers, C. Joseph, and B. Krishnamurthy, "On the Role of Independent Fault Sets in the Generation of Minimal Test Sets," in Proc. International Test Conf., 1987, pp. 1100- 1107.
4. M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits. Boston: Springer, 2000.
5. B. Chess and T. Larrabee, "Creating Small Fault Dictionaries," IEEE Trans. Computer-Aided Design, vol.18, no.3, pp. 346-356, Mar. 1999.
6. P. Drineas and Y. Makris, "Test Sequence Compaction Through Integer Programming," in Proc. International Conf. Computer Design, 2003, pp. 380-386.
7. P. F. Flores, H. C. Neto, and J. P. Marques Silva, "An Exact Solution to the Minimum Size Test Pattern Problem," ACM Trans. Design Automation of Electronic Systems, vol.6, no.4, pp. 629-644, Oct. 2001.
8. Y. Higami, K. K. Saluja, H. Takahashi, S. Kobayashi, and Y. Takamatsu, "Compaction of Pass/Fail-based Diagnostic Test Vectors for Combinational and Sequential Circuits," in Proc. ASPDAC, 2006, pp. 75-80.
9. K. R. Kantipudi and V. D. Agrawal, "On the Size and Generation of Minimal N-Detection Tests," in Proc. 19th Int. Conf. VLSI Design, Jan. 2006, pp. 425-430.
10. K. R. Kantipudi and V. D. Agrawal, "A Reduced Complexity Algorithm for Minimizing N-Detect Tests," in Proc. 20th Int. Conf. VLSI Design, Jan. 2007, pp. 492-497.
11. D. Lavo, B. Chess, T. Larrabee, and F. J. Ferguson, "Diagnosing Realistic Bridging Faults with Single Stuck-at Information," IEEE Trans. Computer-Aided Design, vol.17, no.3, pp. 255-268, Mar. 1998.
12. D. Lavo and T. Larrabee, "Making Cause-Effect Cost Effective: Low-Resolution Fault Dictionaries," in Proc. International Test Conf., 2001, pp. 278-286.
13. H. K. Lee and D. S. Ha, On the Generation of Test Patterns for Combinational Circuits. Tech. Report 12-93, Dept. of Elec. Eng., Virginia Polytechnic Institute and State University, Blacksburg, Virginia, 1993.
14. H. K. Lee and D. S. Ha, "HOPE: An Effcient Parallel Fault Simulator for Synchronous Sequential Circuits," IEEE Trans. Computer-Aided Design, vol.15, no.9, pp. 1048- 1058, Sept. 1996.
15. I. Pomeranz and S. M. Reddy, "On the Generation of Small Dictionaries for Fault Location," in Proc. International Conf. Computer-Aided Design, 1992, pp. 272-278.
16. M. A. Shukoor, "Fault Detection and Diagnostic Test Set Minimization," Master's thesis, Auburn University, ECE Department, May 2009.
17. M. A. Shukoor and V. D. Agrawal, "A Primal-Dual Solution to the Minimal Test Generation Problem," in Proc. 12th VLSI Design and Test Symp., 2008, pp. 169-179.
18. A. Veneris, R. Chang, M. S. Abadir, and M. Amiri, "Fault equivalence and diagnostic test generation using ATPG," in Proc. Int. Symp. Circuits and Systems, 2004, pp. 221-224.