Asymmetric interactions in symmetric multi-core systems: Analysis, enhancements and evaluation

2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2008

Volumn , Issue , 2008, Pages

  Scogland, T ^a   Balaji, P ^a   Feng, W ^a   Narayanaswamy, G ^b  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b ARGONNE NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PERFORMANCE; ASYMMETRIC INTERACTION; COMMUNICATION LIBRARY; COMMUNICATION STACKS; COMMUNICATION TIME; HARDWARE COMPONENTS; HIGH-END COMPUTING; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; MULTICORE ARCHITECTURES; PERFORMANCE EVALUATION; PROCESSOR CORES; RAPID GROWTH; SYSTEMS SOFTWARE;

COMPUTER SCIENCE; COMPUTER SOFTWARE; MICROPROCESSOR CHIPS;

BENCHMARKING;

EID: 70350754496     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2008.5219748     Document Type: Conference Paper

References (17)

1. "Intel Core 2 Extreme quad-core processor," http://www.intel.com/products/processor/core2xe/qc\prod\brief.pdf.
2. "AMD Quad-core Opteron processor," http://multicore.amd.com/us- en/quadcore/.
3. "Sun Niagara," http://www.sun.com/processors/UltraSPARC-T1/.
4. "Intel Terascale Research," http://www.intel.com/research/ platform/terascale/teraflops.htm.
5. "Tilera TILE64 Processor family," http://www.tilera.com/pdf/ ProBrief\Tile64\Web.pdf.
6. G. Narayanaswamy, P. Balaji, and W. Feng, "An Analysis of 10-Gigabit Ethernet Protocol Stacks in Multicore Environments," in 15th International Symposium on High-Performance Interconnects (HotI 2007), Palo Alto, California, August 2007.
7. A. N. Laboratory, "Mpich2: High performance and portable message passing."
8. "Message Passing Interface Forum," http://www.mpi-forum.org.
9. H. J. C. Berendsen, D. van der Spoel, and R. van Drunen, "GROMACS: A message-passing parallel molecular dynamics implementation," Computer Physics Communications, vol. 91, no. 1-3, pp. 43-56, September 1995. [Online]. Available: http://dx.doi.org/10.1016/0010-4655(95)00042-E
10. S. Plimpton, "Fast Parallel Algorithms for Short-Range Molecular Dynamics," J. Comput. Phys., vol. 117, no. 1, pp. 1-19, 1995.
11. M. Frigo and S. G. Johnson, "The design and implementation of FFTW3," Proceedings of the IEEE, vol. 93, no. 2, pp. 216-231, 2005, special issue on "Program Generation, Optimization and Platform Adaptation".
12. "PAPI," http://icl.cs.utk.edu/papi/.
13. "PERUSE," http://www.mpi-peruse.org/.
14. T. Li, D. Baumberger, D. A. Koufaty, and S. Hahn, "Efficient Operating System Scheduling for Performance-Asymmetric Multi-Core Architectures," in SC '07, 2007.
15. L. Chai, Q. Gao, and D. K. Panda, "Understanding the Impact of Multi-Core Architecture in Cluster Computing: A Case Study with Intel Dual-Core System," in CCGrid '07, 2007.
16. J. Anderson, J. Calandrino, and U. Devi, "Real-time scheduling on multicore platforms," Real-Time and Embedded Technology and Applications Symposium, 2006. Proceedings of the 12th IEEE, pp. 179-190, 04-07 April 2006.
17. A. Fedorova, M. Seltzer, and M. D. Smith, "Cache-fair thread scheduling for multicore processors," Division of Engineering and Applied Sciences, Harvard University, Tech. Rep. TR-17-06, October 2006.