High speed true random number generator based on open loop structures in FPGAs

Microelectronics Journal

Volumn 40, Issue 11, 2009, Pages 1650-1656

  Danger, J L ^a   Guilley, S ^a   Hoogvorst, P ^a  

^a INSTITUT TELECOM   (France)

Author keywords

Cryptography; FPGA; Metastability; Security; TRNG

Indexed keywords

BIT RATES; FPGA; IN-FIELD; INTERFERENCE RATE; META-STABLE STATE; METASTABILITY; OPEN LOOP STRUCTURES; PROGRAMMABLE GATE ARRAY; PROPOSED ARCHITECTURES; QUANTUM KEY DISTRIBUTION PROTOCOLS; RANDOM NUMBER GENERATORS; RING OSCILLATOR; SECURE COMMUNICATIONS; SECURITY; SPECIFIC COMPONENT; SPEED REQUIREMENT; THERMAL AGITATION; TRNG; TWO OSCILLATORS; UNCONDITIONAL SECURITY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORK PROTOCOLS; NETWORK SECURITY; NUMBER THEORY; OSCILLATORS (ELECTRONIC); QUANTUM CHEMISTRY; QUANTUM CRYPTOGRAPHY;

RANDOM NUMBER GENERATION;

EID: 70350565490     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2009.02.004     Document Type: Article

References (23)

1. Bennett C., and Brassard G. Quantum cryptography: public key distribution and coin tossing. Proceedings of the International Conference on Computers, Systems, and Signal Processing (1984)
2. Massey J.L. Shift-register synthesis and BCH decoding. IEEE Transactions on Information Theory 15 (1969) 122-127
3. Siegenthaler T. Correlation-immunity of nonlinear combining functions for cryptographic applications. IEEE Transactions on Information Theory 30 (1984) 776-780
4. Kinniment D.J., and Chester E.G. Design of an on-chip random number generator using metastability. Proceedings of the 28th European Solid-State Circuit Conference (2002)
5. Kohlbrenner P., and Gaj K. An embedded true random number generator for FPGAs. Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays (2004)
6. B. Jun, Kocher, The Intel Random Number Generator, 1999 〈http://www.cryptography.com/intelrng.pdf〉.
7. K.H. Tsoi, K.H. Leung, P.H.W. Leong, Compact FPGA-based true and pseudo random number generators, in: 11th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2003), April 8-11, 2003, NAPA, CA, IEEE Computer society, pp. 51-61.
8. V. Fischer, M. Drutarovsk, True random number generator embedded in reconfigurable hardware, in: Proceedings of the 4th International Workshop on Cryptographic Hardware and Embedded Systems, 2002.
9. Sunar B., Martin W.J., and Stinson D.R. A provably secure true random number generator with built-in tolerance to active attacks. IEEE Transactions on Computers 56 1 (2007) 109-119
10. D. Schellekens, B. Preneel, I. Verbauwhede, FPGA vendor agnostic true random number generator, in: Proceedings of International Conference on Field Programmable Logic and Applications, Madrid (Spain), August 2006, pp. 1-6.
11. M. Alioto, L. Fondelli, S. Rocchi, Analysis and performance evaluation of area-efficient true random bit generators on FPGAs, in: Proceedings of ISCAS 2008, Seattle (USA), May 2008, pp. 1572-1575.
12. J.D. Golic, New methods for digital generation and postprocessing of random data, IEEE Transactions on computers (2006) 1217-1229.
13. Dichtl M., and Golic J. High-speed true random number generation with logic gates only, CHES 2007. Lecture Notes in Computer Science 4727 (2005) 45-62
14. T.E. Tkacik, A hardware random number generator, Lecture Notes in Computer Science, in: CHES'02, 2003, pp. 450-453.
15. NIST, NIST Random Number Generation and Testing, 2006 〈http://csrc.nist.gov/rng〉.
16. J.L. Danger, S. Guilley, P. Hoogvorst, Fast true random generator, in FPGAs, Circuits and Systems, in: NEWCAS'07, 2007, pp. 506-509.
17. Veendrick H.J.M. The behavior of flip-flops used as synchronizers and prediction of their failure rate. IEEE Journal of Solid-State Circuits 15 (1980) 169-176
18. Kim L.-S., and Dutton R.W. Metastability of CMOS latch/flip-flop. IEEE Journal of Solid-State Circuits 25 (1990) 942-951
19. Altera, Metastability in Altera Devices 〈http://www.altera.com/literature/an/an042.pdf〉.
20. V. Fischer, M. Drutarovsky, M. Simka, N. Bochard, High performance true random number generator in Altera Stratix FPLDs, Lecture Notes in Computer Science, in: FPL'04, 2004, pp. 555-564.
21. G. Marsaglia, DIEHARD Battery of Tests of Randomness, 1996. Available from: 〈http://stat.fsu.edu/pub/diehard/〉.
22. Altera, Stratix Handbook 〈http://www.altera.com/literature/hb/stx/stratix_handbook.pdf〉.
23. D. Eastlake, S. Crocker, J. Schiller, Randomness recommendations for security, RFC 1750, 1994.